Investigation of Interconnect and Device Designs for  Emerging Post-MOSFET and Beyond Silicon Technologies by Ullah, Muhammad Sana
INVESTIGATION OF INTERCONNECT AND DEVICE DESIGNS FOR EMERGING 
POST-MOSFET AND BEYOND SILICON TECHNOLOGIES 
 
 
A DISSERTATION IN 
Electrical and Computer Engineering 
and 
Physics 
 
 
Presented to the Faculty of the University 
of Missouri-Kansas City in partial fulfillment of 
the requirements for the degree 
 
 
DOCTOR OF PHILOSOPHY 
 
 
 
 
 
by 
MUHAMMAD SANA ULLAH 
 
 
MSE, Purdue University Calumet, 2013 
BSE, Chittagong University of Engineering and Technology, 2008 
 
 
 
 
 
Kansas City, Missouri 
2016
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
© 2016 
MUHAMMAD SANA ULLAH 
ALL RIGHT RESERVED
iii 
 
INVESTIGATION OF INTERCONNECT AND DEVICE DESIGNS FOR EMERGING 
 
 POST-MOSFET AND BEYOND SILICON TECHNOLOGIES 
 
 
 
Muhammad Sana Ullah, Candidate for the Doctor of Philosophy Degree 
 
 
University of Missouri-Kansas City, 2016 
 
 
 
ABSTRACT 
 
 
 
The integrated circuit industry has been pursuing Moore’s curve down to deep 
nanoscale dimensions that would lead to the anticipated delivery of 100 billion transistors on 
a 300 mm2 die operating below 1V supply in the next 5-10 years. However, the grand challenge 
is to reliably and efficiently take the full advantage of the unprecedented computing power 
offered by the billions of nanoscale transistors on a single chip. To mitigate this challenge, the 
limitations of both the interconnecting wires and semiconductor devices in integrated circuits 
have to be addressed. 
At the interconnect level, the major challenge in current high density integrated circuit 
is the electromagnetic and electrostatic impacts in the signal carrying lines. Addressing these 
problems require better analysis of interconnect resistance, inductance, and capacitance. 
Therefore, this dissertation has proposed a new delay model and analyzed the time-domain 
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output response of complex poles, real poles, and double poles for resistance-inductance-
capacitance interconnect network based on a second order approximate transfer function. Both 
analytical models and simulation results show that the real poles model is much faster than the 
complex poles model, and achieves significantly higher accuracy in order to characterize the 
overshoot and undershoot of the output responses. 
On the other hand, the semiconductor industry is anticipating that within a decade 
silicon devices will be unable to meet the demands at nanoscale due to dimension and material 
scaling. Recently, molybdenum disulfide (MoS2) has emerged as a new super material to 
replace silicon in future semiconductor devices. Besides, conventional field effect transistor 
technology is also reaching its thermodynamic limit. Breaking this thermal and physical limit 
requires adoption of new devices based on tunneling mechanism. Keeping the above 
mentioned trends, this dissertation also proposed a multilayer MoS2 channel-based tunneling 
transistor and identifies the fundamental parameters and design specifications that need to be 
optimized in order to achieve higher ON-currents. A simple analytical model of the proposed 
device is derived by solving the time-independent Schrodinger equation. It is analytically 
proven that the proposed device can offer an ON-current of 80 𝜇A/𝜇m, a subthreshold swing 
(S) of 9.12 mV/decade, and a 𝐼𝑂𝑁/𝐼𝑂𝐹𝐹 ratio of 10
12.
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CHAPTER 1 
INTRODUCTION 
Problem Identification and Significance 
Due to rapidly shrinking feature size and exponentially growth of the complexity of 
conventional CMOS technology, the integrated circuit (IC) industry has been pursuing 
Moore’s curve down to deep nanoscale dimensions. It is anticipated that it will deliver over a 
100 billion of transistors on a 300 mm2 die operating below 1V power supply at GHz range 
frequency in the next 5-10 years. However, the grand challenge is to reliably and efficiently 
take the full advantage of the unprecedented computing power offered by the billions of 
nanoscale transistors on a single chip. The speed of an electrical signal in an IC is governed by 
two components. The first component is the switching time of an individual transistor, known 
as transistor gate delay [5], and the second one is the signal propagation time between 
transistors, known as wire delay or interconnect delay [4]. Therefore, to mitigate this challenge, 
the limitations of both the interconnect wires and semiconductor devices in integrated circuits 
(ICs) have to be addressed. 
At the interconnect level, the major challenge in current high density integrated circuit 
is the electromagnetic (due to inductance) and electrostatic (due to capacitance) impacts in the 
signal carrying lines [2]. Addressing these problems require better analysis of interconnect 
resistance (R), inductance (L), and capacitance (C). Inductance, which is more prominent in 
the wider top-layer interconnect lines used for clock and global signal 
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distribution, introduces various anomalies like oscillation, overshoot, ringing in signal 
waveform and electromagnetic interference in integrated circuits [1]. As a consequence, both 
signal delay and noise would increase with higher inductance [3]. Therefore, accurate and 
efficient modeling and estimation of RLC interconnect parameters is very critical for high 
performance integrated circuits. Modeling and analysis of interconnect parasitics are 
computationally very difficult due to the 3D effects inside complex ICs. Including inductance 
further complicates the analysis of integrated circuits. Therefore, both accuracy and efficiency 
are equally important in interconnect modeling and signal propagation characterization. Also, 
accuracy of the estimation of inductive effects is important for the precise quantification of its 
impact on performance and optimization. 
At the semiconductor device level, although reducing the size of MOSFET has enabled 
extraordinary improvements in the switching speed, density, functionality and cost of 
integrated circuit, silicon devices are reaching the limits of dimension and material scaling. 
Semiconductor industry is anticipating that within a decade silicon devices will be unable to 
meet the demands at nanoscale. At present, advanced MOSFET technology now faces many 
challenges. Increasing power consumption of integrated circuits is one of the main hindrances 
to furthering progress of computation technologies today [5]. Scaling of the supply voltage 
(VDD) is the most effective way to reduce the dynamic power [6]. However, the degradation of 
dynamic performance with decreasing VDD is today particularly challenging. In addition, lower 
supply voltage dictates lowering the threshold voltage, which leads to exponential increase of 
subthreshold leakage and degraded the transistor performance (ON/OFF current ratio) [6]. A 
better tradeoff between dynamic performance and standby power can be achieved with 
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electronic switches capable of a subthreshold swing (S) smaller than 60mV/decade at room 
temperature, which is the fundamental or thermodynamic (𝑘𝑇 𝑞⁄ ) limit of conventional 
MOSFETs [7]-[8]. This fundamental limit is not scalable because this limit depends on the 
fundamental material and physical parameters of the MOSFET transistor. The subthreshold 
swing indicates the ability of a transistor to deliver current for a certain voltage. Lower value 
of S means lower voltage requirement to generate a certain amount of current. Transistors 
based on quantum tunneling have been singled out by the International Technology Roadmap 
for Semiconductor (ITRS) as the most promising small subthreshold swing devices. To 
overcome this fundamental material and technological barrier, the only path is to move the 
integrated circuit designs to post-MOSFET technology platform, where device gain would not 
depend on the above-mentioned thermodynamic limits. 
Due to growing interest and exciting progress in this research area, this dissertation has 
introduced new steep devices, and replaced silicon by emerging two-dimensional (2D) 
nanomaterials that can push the scaling and performance limits beyond the capabilities of 
MOSFET and silicon technologies. Since any IC solution must also address interconnect level 
issues, this dissertation also investigates better modeling approach for RLC parasitics of 
interconnect lines. 
Specific Goals and Objectives 
In general, the goals of this dissertation are divided into two phases: Phase I and Phase 
II. Phase I is included the RLC interconnect delay model for distributed network which mainly 
focus on the following objectives: 
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i. To investigate the evolution of delay models with the scaling of technology. Our specific 
focus would be to investigate delay models used to analyze signal communication networks 
in very large scale integration (VLSI) circuits. 
ii. To develop an analytical delay model for distributed RLC network using second order 
approximation for real and complex poles scenarios. 
iii. To analyze the electromagnetic effects to validate the analytical models for distributed 
RLC interconnect network. 
On the other hand, Phase II of this dissertation mainly focuses on investigating and 
resolving the key fundamental issues and finding an innovative design solution for next 
generation tunnel field effect transistor (TFET) based on emerging 2D molybdenum disulphide 
(MoS2) for ultra-low-power applications. The specific technical objectives of Phase II are as 
follows: 
i. To find the material, electrical and optical properties of MoS2 and investigate the prospects 
of MoS2 for tunneling device. 
ii. To build an appropriate device structure of tunnel FET (TFET) based on emerging 2-D 
MoS2. 
iii. To develop the analytical model of tunneling current and subthreshold swing based on 
proposed device structure. 
iv. To analyze and optimize the electrical behavior of proposed tunnel FET in terms of process 
and parametric variations. 
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The Interdisciplinary Nature of this Research 
New applications of physics can push the boundary of what is possible in electrical 
engineering, particularly in the areas of materials and devices, both solid-state electronic and 
optical. Materials with electronic band gaps of up to ~3 eV, and resistivities in the range 
typically 10-3 to 109 Ohm-cm, are known as semiconductors [9]-[10]. Their electronic 
properties are strongly dependent on temperature, and may be readily manipulated through the 
controlled addition of dopants. Through an understanding of the physics of semiconductors, it 
is possible to create designer electronic materials with a wide range of properties. Junctions 
between differently doped semiconductors can be readily fabricated, which form the basis of 
simple electronic components that underpin all modern solid-state electronics. Understanding 
the physics behind devices is vital for anyone who aspires to master their craft and fully 
understand the complex mechanisms that modern technology takes advantage of. In particular, 
without a basic understanding of quantum physics, it is impossible to understand how and why 
semiconductor electronic devices function that is proposed in this dissertation. Therefore, by 
thoroughly understanding the science such as mathematical physics, quantum mechanics, 
classical mechanics, physics of electronics, and many others, I provide myself a set of skills 
that allows me to comprehend the theory behind the applications studied in electrical 
engineering, which is related with my research. Not only this, but these classes bolster my 
mathematical abilities by teaching me a variety of techniques which is always advantageous 
for my research. Many times it turned out that I learned things in physics and was able to reuse 
it in my research and it ultimately saved my time and helped to finish my PhD in time. 
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Broader Impacts of this Research 
This dissertation problem will directly affect the lives of many communities and the IC 
industry itself. The outcome of this research is expected to help the extended life cycle of 
conventional field effect transistor based technologies in the subthreshold domain. It will also 
generate knowledge towards successful deployment of a new technology in the consumer 
sector. Fast ultra-low-power subthreshold devices and circuits are expected to find a wide 
spectrum of application areas, ranging from homeland security, emergency and crisis 
management, disaster recovery, military battlefield coordination, biomedical devices, 
transportation, portable computing and communication devices, as well as complex social 
applications such as distributed gaming and the management of distributed learning services. 
Network-based micro-sensors will enable a variety of applications such as warehouse 
inventory tracking, location sensing, machine-mounted sensing, patient monitoring, and 
building climate control. Since many of these micro- and nano-devices would be operated on 
low energy scavenged from nature, the proposed research will also indirectly contribute 
towards the progression of another very important emerging field: energy scavenging for 
ambient electronics. In the context of current interests and progresses in introducing radical 
alternatives to conventional integrated circuit design, it can be inferred that the implementation 
challenge will be resolved in the near future. The outcome of this research is also expected to 
fuel the interest to bring technological and engineering breakthroughs for successful 
implementation and manufacturing of post-silicon systems. 
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Organization of this Dissertation 
This dissertation is organized as follows. Chapter 2 presents a detail trend of high speed 
VLSI interconnects by describing previous analytical delay models. Chapter 3 describes the 
proposed RLC interconnect delay models for complex and real poles including the accuracy 
characterization using second order approximation transfer function. Investigation of tunneling 
for field effect transistor from silicon to 2-D graphene is and limitations of conventional 
MOSFET technology are described in Chapter 4. The electronics and optical properties of 
molybdenum disulfide (MoS2) -a 2-D emerging material for transistors applications is explored 
in Chapter 5. Chapter 6 is described the device structure and operating principle of proposed 
MoS2 based tunnel transistor. An analytical model and how to optimize of tunneling current 
and subthreshold swing in terms of process and parametric variations are also described in 
Chapter 6. Finally, Chapter 7 summarizes and concludes this dissertation with future research 
directions. 
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CHAPTER 2 
PREVIOUS MODELS ON INTERCONNECT DESIGNS 
 
Why VLSI Interconnect 
 
The IC industry has been pursuing Moore’s curve down to deep nanoscale dimensions 
that lead to the anticipated delivery of 100 billion transistors on a 300mm2 die below a 1V 
supply at GHz range frequency [1]-[3], [11]. However, conventional two-dimensional (2D) 
integration of the enormous number of transistors on a single substrate would not provide the 
expected improvements in terms of functionality, reliability and performance. Three-
dimensional (3D) integrated circuits have evolved as the most potential future direction to 
increase the integration capacity of CMOS devices and facilitate integration of heterogeneous 
materials, devices and technologies based on silicon, group III-V semiconductors, carbon 
nanotubes, graphene and other 2D nanomaterials. However, the grand challenge is to reliably 
and efficiently take the advantage of the unprecedented computing power offered by the 
billions of transistors on a single chip. Electrical interconnects, which will remain as the 
primary medium of signal communication in all existing and emerging IC technologies, are 
limited by interconnect parasitic effects. All the investigations and predictions indicate that the 
overall signal propagation delay will be governed by interconnect delay in the scaled integrated 
circuits, and interconnect centric limitations prevent us from taking full advantage of what 
nanoscale technology can offer. It is important to predict signal degradation like propagation 
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 delay, crosstalk noise, signal overshoot, ringing and attenuation in the early design cycles 
[12]-[14] which can critically affect system response. By using the CAD tools for signal 
integrity, simulations have replaced the more time consuming and inefficient practice of circuit 
development and testing at every stage of the design cycle for modern IC circuitry. However 
interconnect simulations suffer from a myriad of issues which require sophisticated CAD tools 
for analysis. 
In the early years of IC technology design, interconnects were modeled as lumped 
capacitance [2]. As the technology has advanced, the dimensions of devices and interconnects 
have shrunk. As a result, line resistance has also become significant and interconnect line has 
been modeled as a lumped 𝑅𝐶 circuit [4]. Later, in order to improve accuracy and capture high 
frequency effects, the interconnect wire is modeled as distributed 𝑅𝐶 sections [15]. 
Furthermore, in nanometer regimes, ICs are operated at very high frequencies and the lengths 
of global interconnect have increased manifolds. Therefore, interconnect parasitic inductances, 
which were ignored in earlier designs, cannot be disregarded due to the longer length of wire 
and the higher signal frequencies in extremely dense integrated circuits [1]-[2]. Inductance, 
which is more prominent in the wider top-layer interconnect lines used for clock and global 
signal distribution, introduces various anomalies like oscillation, overshoot and ringing in 
signal waveform and electromagnetic interference in the integrated circuits. As a consequence, 
both signal delay and noise would increase with higher inductance [3]. Therefore, accurate and 
efficient modeling and estimation of interconnect parameters are very critical for high 
performance integrated circuits. Modeling and analyzing interconnect parasitic elements are 
fundamentally difficult from a computational point of view due to the 3D effects inside 
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complex ICs. Including inductance makes it further complicated. Therefore, both accuracy and 
efficiency are equally important in interconnect modeling and signal propagation 
characterization. Also, accuracy of the estimation of inductive effects is essential for correct 
output realization, and the quantification of the impact of inductance on interconnect and 
circuit behavior at high frequency. Hence, at highly scaled technology nodes, the distributed 
𝑅𝐿𝐶 or transmission line model is used [1]-[2], [16]-[18]. 
Existing well-established 𝑅𝐿𝐶 interconnect analysis techniques are based either on 
analytical or simulation methods. Simulation methods, such as full circuit SPICE/HSPICE 
simulation, give the most accurate understanding of the behavior of random interconnect 
configurations. However, computationally this method is very expensive and is not feasible at 
all stages of design hierarchy since this requires simulating circuit networks composed of 
millions of logic gates. Therefore, the analysis of transient simulation for lossy interconnect 
structures was used by the convolution technique and faster analytical methods established on 
moment computation are suggested in [19]-[24]. In addition, complex frequency hopping [25], 
asymptotic waveform evaluations [26], scattering parameter macro models [27], cascaded 
ABCD matrixes [28], effective lumped resistance and capacitive models [29], methods of 
characteristics [30], and rational approximation model (such as PRIMA [31], MRA [32]-[33], 
compact differences [34]) are broadly used to investigate and model the propagation delay of 
interconnect transmission lines. Since these techniques are computationally too expensive to 
be used throughout the repeating layout and/or circuit minimization, the Elmore propagation 
delay model is most widely used for delay analysis. The Elmore delay model gives the 𝑅𝐶 
delay of the interconnect line that signifies the first pole of the transfer function in the Laplace 
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domain. However, the Elmore delay cannot estimate the propagation delay for the 𝑅𝐿𝐶 
interconnect lines for which inductive impedance effects cannot be ignored [35]. 
In order to avoid the computational complexity of SPICE simulations, closed-form 
analytic models have been developed and derived for on-chip interconnects. In this closed form 
analytical model, far end transistor is modeled as parasitic capacitor and near end transistor is 
modeled as resistor serially connected to a voltage source. These models are usually effective 
for obtaining the far end solutions. To obtain more accurate models, Fourier analysis [1], multi-
pole transfer functions [36]-[40], traveling-waveform technique [41]-[42], and modified 
Bessel function [43]-[46] were introduced later on. However, extending these techniques to 
efficiently analyze 𝑅𝐿𝐶 tree structures is still a challenging task. 
For analysis, including inductance, an approach based on moment matching is better 
[11]. For faster analysis, including a lower number of moments is necessary. However, a lower 
number of moments leads to higher errors in the estimation. During the initial design steps, it 
is often necessary to quickly estimate and monitor the anticipated performance. In those cases, 
a faster approach with a minimum number of moments will be very valuable. Therefore, this 
dissertation introduces a novel mathematical approach to model delays in distributed 𝑅𝐿𝐶 
interconnect networks under a constant 𝑉𝑑𝑑 supply to include the effects of inductance in the 
propagation delay estimation. This novel mathematical delay model is based on the quadratic 
equation that represents the first and second poles of the transfer function in the Laplace 
domain, where a pole can be either real or complex at specific interconnect structures. 
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Figure 1 Interconnect and gate delay with IC technology evolution [47] 
Physical and Electrical Parameters of Interconnect 
As technology is scaled, interconnect delay starts to dominate the gate delay which is 
shown in Figure 1. Since inductance effect can no longer be ignored due to high operating 
frequencies and technology shrink, inductive coupling can be considered over a long distance. 
In fact, inductance is a physical property of a closed current loop. Besides, capacitive coupling 
is limited to adjacent interconnects. As a result, it is not straightforward to extend the existing 
parasitic extraction approach to perform inductance extraction in on-chip interconnects. 
Interconnect in VLSI and Integrated circuits can be considered as strip lines or 
microstrip transmission lines. For microstrip lines, it consists of a conductive strip of controlled 
width on a low-loss dielectric material mounted on a conducting ground plane. Microstrip is 
the most popular structure, especially for VLSI and other integrated circuits. The major 
advantage of microstrip is that all active components can be mounted on the top of the board. 
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The physical structure of such interconnect is shown in Figure 2, where  𝑤, 𝑡, ℎ are the 
interconnect width, height (or thickness), inter-layer dielectric thickness respectively. 
Interconnect width, height and length can be controlled by the circuit designer. Transmission 
lines are best described by Telegraphers equation where per unit length resistance (𝑅), 
inductance (𝐿) and capacitance (𝐶) are needed. From the physical design of interconnect 
structures, it is important to extract the electrical parameters of the interconnect in terms of per 
unit length of 𝑅, 𝐿, and 𝐶 before performing the timing analysis in the design flow. In standard 
cell design, quick interconnect parasitic extraction and delay estimation are done at the place 
and route stage for optimum placement. This extraction becomes important since the 
interconnect design affects every stage of the design flow. 
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Figure 2 Cross-section of a single-strip shielded transmission line. 
𝑅 = 𝜌
𝑙
𝑤𝑡
 
(2.1) 
𝐶 = 𝑙 [
2𝜋𝜀0𝜀𝑟
ln(ℎ/𝑡)
+
(𝜔 − 0.5𝑡)𝜀0𝜀𝑟
ℎ
] 
(2.2) 
𝐿 =
𝜇0𝑙
2𝜋
[ln (
2𝑙
𝑤 + 𝑡
) + 0.5 +
0.22(𝑤 + 𝑡)
𝑙
] 
(2.3) 
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There are usually two ways to extract electrical parameters of interconnect from their 
physical parameters. One way is to use analytical expressions, which are fast to calculate. 
Another way is to use field solver [48]-[49]. Analytical expressions [50] of interconnect per 
unit length resistance and capacitance are given by equation of (2.1) and (2.2) for the structure 
that is shown in Figure 2, where 𝜀0 and 𝜀𝑟 are dielectric constant, and relative permittivity, 
respectively. From the predictive technology model [51], the interconnect inductance equation 
is given in equation (2.3) where 𝜇0 is the permeability in free space. Another approach for 
determining the per unit length parameters is to use 2D and 3D electro-magnetic field-solvers 
[49], [52]. In HSPICE, the physical parameters of interconnect based on latest technology can 
be given to extract the electrical 𝑅, 𝐿, and 𝐶 parameters. Field solver provides better accuracy 
when compared to analytical formulas at the expense of computational complexity. Once the 
electrical parameters are identified, it is necessary to develop a model to estimate the delay. 
There are several closed form interconnect models which have been developed over the years. 
Next section will discuss some of those closed form models. 
Review of Closed form RLC Interconnect Models 
Analysis of on-chip interconnects are based on either simulation techniques or closed-
form analytic formulas. When it comes to modeling of on-chip interconnects for signal 
integrity verification, the most important difficulty is the numerical integration problem. This 
is because the distributed interconnects are best described by Telegrapher’s partial differential 
equations which can provide an exact transfer function for the far end response in the frequency 
domain only. However it does not have an exact time domain representation. To provide an 
accurate time domain representation, numerical integration techniques [53] are required at 
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every time step. Simulation tools such as SPICE use numerical integration or convolution 
techniques at every time step to provide accurate results. However, these techniques are 
computationally expensive to be used in layout optimization [41]. 
For an iterative layout design of densely populated integrated circuits composed of 
hundred millions of gates, accurate analytic models are needed to efficiently predict the delay 
and rise times of interconnects. One of the traditional methods was to express the frequency 
domain transfer function of interconnects as a simple rational function which could then be 
converted to poles and residues form [36]-[40], [54]. As poles and residues have a direct 
representation in the time domain, the interconnect response can now be evaluated without 
numerical integration at every time step. Using this idea, on-chip interconnects were analyzed 
as single-pole Elmore-based RC models [4], [36]-[38] to estimate signal delay at early stages. 
In current integrated circuit designs, wire inductance can no longer be ignored due to higher 
operating speeds and longer electrical line lengths. Thus, analytic 𝑅𝐿𝐶 interconnect models are 
required to efficiently characterize the signal responses of today’s high-performance integrated 
circuits. All of the above factors contribute to make on-chip interconnect modeling highly 
challenging. Closed form models are important because of their simplicity while maintaining 
reasonable accuracy as compared to SPICE. The next sub sections deal with various closed 
form models proposed in the literature. 
Elmore Delay Based Models (Single Pole Model) 
One of the earliest and popular models for SI verification in interconnects was the 
Elmore delay based models as proposed in [36]. For ease of presentation without loss of 
generality, each interconnect is explained as simple lumped 𝑅𝐶 circuits as shown in Figure 3. 
16 
 
This model is commonly used in VLSI design theory [12]-[13], [30], [32]-[33], [39]-[40], [56]-
[59]. Transfer function of such RC circuit is given in equation (2.4) where 𝑅𝑇 = 𝑅𝑠 + 𝑅 and 
𝐶𝑇 = 𝐶 + 𝐶𝑙 are the total interconnect resistances and capacitances respectively which 
includes sources resistance and load capacitance. Now if the input is a unit step function, then 
the time domain solution is given by equation (2.5) where 𝑇𝐷 represents the time constant 
which is 𝑅𝑇𝐶𝑇. 
R
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RS
Line 1
Vin
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Figure 3. Circuit model of Elmore RC interconnect. 
𝐻(𝑠) =
1
1 + 𝑠𝑅𝑇𝐶𝑇
 
(2.4) 
𝑉𝑜𝑢𝑡(𝑡) = 1 − 𝑒
−
𝑡
𝑇𝐷 
(2.5) 
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Figure 4 Circuit Model Elmore RC Tree Structure Interconnects 
17 
 
𝐻(𝑠) =
1
1 + ∑ 𝐶𝑘𝑅𝑖𝑘𝑘
 
(2.6) 
𝐻(𝑠) = 1 +𝑚1𝑠 + 𝑚2𝑠
2 +⋯…… .. 
= 1 − 𝑠 (−∑𝐶𝑘𝑅𝑘
𝑘
) + 𝑠2 (−∑𝐶𝑘𝑅2𝑘
𝑘
)
2
+⋯……… 
(2.7) 
The Elmore model is particularly appealing for tree structure interconnects where each 
interconnect in tree structure is considered as lumped RC circuits which is shown in Figure 4. 
From the input to the node 𝑖 and index 𝑘, the transfer function of such tree structure at node 𝑖 
is given by equation (2.6) where 𝑘 is the index that covers every capacitor in the circuit; and 
𝑅𝑖𝑘 is the common resistance [2], [36]. This first-order approximation matches the first 
moment of the transfer function at node i but approximates the higher-order moments by 𝑚𝑖 =
(−∑ 𝐶𝑘𝑅𝑖𝑘𝑘 )
𝑖as seen by the expansion of equation (2.7). 
𝑇𝐷𝑖 =∑𝐶𝑘𝑅𝑖𝑘
𝑘
 
(2.8) 
𝑡𝑝(50%) = 0.693𝑇𝐷 (2.9) 
The Elmore model is basically single pole model (first order approximation).There is a 
simple closed-form solution for the time constant 𝑇𝐷𝑖 for the tree structure that is shown in 
Figure 4. As a result, the time constant at node 𝑖 and 50% propagation delay for unit step input 
are given by equation (2.8) and equation (2.9) respectively. Since the delay of an exponential 
function of (2.5) is well defined and easy to analyze, this model was very popular among circuit 
designers. However, this model does not consider inductance effect, which is very obvious 
when modern switching speeds touch the GHz range. As a result transient response of 
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interconnects may become non monotonic due to the large line inductances. For such cases, 
instead of 𝑅𝐶 model, 𝑅𝐿𝐶 models (two pole) or even multi-pole models are required. 
R
C
L
Figure 5 Lumped RLC Section for Equivalent Elmore Delay 
Elmore Delay Based Two Pole Lumped Models 
The transfer functions of single line interconnect or tree structure interconnect include 
hyperbolic functions of the complex frequency variable 𝑠 and do not have a direct 
representation in the time domain. This makes it difficult to analytically predict the signal delay 
of interconnect networks. As a result, the extension of equivalent two-pole Elmore delay 
models for 𝑅𝐿𝐶 tree networks is developed in [2], [60]-[61]. For the case of the two pole 
lumped model [56], single line interconnect is represented as lumped 𝑅𝐿𝐶 elements as shown 
in Figure 5. As a result, the circuit of Figure 5 has second order transfer function which is given 
by (2.10). This transfer function is expressed in terms of its damping factor 𝜁 and natural 
frequency 𝜔𝑛 as shown in (2.11) where 𝜁 =
𝑅𝐶
2√𝐿𝐶
 and 𝜔𝑛 =
1
√𝐿𝐶
. After solving, the poles of the 
transfer function of (2.11) are given as 𝑃1,2 = 𝜔𝑛(−𝜁 ± √𝜁2 − 1). 
𝐻(𝑠) =
1
𝐿𝐶𝑠2 + 𝑅𝐶𝑠 + 1
 
(2.10) 
𝐻(𝑠) =
𝜔𝑛
2
𝑠2 + 2𝜁𝜔𝑛𝑠 + 𝜔𝑛2
 
(2.11) 
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Figure 6 Circuit model for lumped RLC trees 
For the case of the tree structure network, each interconnect in the tree is modeled as 
lumped resistive-inductive-capacitive (𝑅𝐿𝐶) elements, as shown in Figure 6. Typically, 
moment matching techniques are used to express the transfer functions of this tree structure 
interconnect as a power series [61] of (2.12) where the moment 𝑚𝑗 is defined as (2.13). The 
𝐻(𝑠) =
𝑉𝑜𝑢𝑡(𝑠)
𝑉𝑖𝑛(𝑠)
≈ 1 +𝑚1𝑠 + 𝑚2𝑠
2 ≈
1
1 + 𝑏1𝑠 + 𝑏2𝑠2
 
(2.12) 
𝑚𝑗 =
1
𝑗!
𝑑𝑗𝐻(𝑠)
𝑑𝑠𝑗
,                          𝑗 = 1,2…… 
(2.13) 
𝑏1 = −𝑚1            𝑏2 = 𝑚1
2 −𝑚2 (2.14) 
𝑚1
𝑖 =∑𝐶𝑘𝑅𝑖𝑘
𝑘
 (2.15) 
𝑚2
𝑖 = (∑𝐶𝑘𝑅𝑖𝑘
𝑘
)
2
−∑𝐶𝑘𝐿𝑖𝑘
𝑘
 
(2.16) 
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first two moment of (2.13) (alternative representation of (2.15) and (2.16)) of this tree network 
at node 𝑁𝑗 can be calculated using the following simple closed-form expressions [2] where 
first moment is similar to 𝑚𝑖 = (−∑ 𝐶𝑘𝑅𝑖𝑘𝑘 )
𝑖 of 𝑅𝐶 circuit of Figure 4. Here 𝑘 is the index 
that covers every capacitor in the circuit; 𝑅𝑖𝑘 and 𝐿𝑖𝑘 are the common resistance and 
inductance, respectively, from the input voltage node to node 𝑁𝑖 and 𝑁𝑘 [2]. For the general 
𝑅𝐿𝐶 tree that shown in Figure 6, the voltage drop at any node as 𝑁𝑖 compared to the input 
voltage is expressed as (2.17).  If the input is a unit impulse, 𝑉𝑖𝑛(𝑠) is equal to 1.0 and the 
voltages at the nodes of the tree are the unit impulse responses of these nodes. Thus, the 
normalized transfer function 𝑔𝑖(𝑠) at node 𝑁𝑖 of tree structure is written as (2.18). 
Using the moment matching techniques, the natural frequency(𝜔𝑛𝑖) and damping factor (𝜁𝑖) 
at this transfer function of node 𝑁𝑖 of general tree structure is given by equation (2.19). The 
time constants 𝑅𝐶 and √𝐿𝐶 in single line structure are replaced by the summations of the 
equivalent time constants in the tree structure. 
𝑉𝑖𝑛(𝑠) − 𝑉𝑖(𝑠) =∑𝐶𝑘𝑉𝑘(𝑠)𝑠(𝑅𝑖𝑘 + 𝐿𝑖𝑘𝑠)
𝑘
 
(2.17) 
𝑔𝑖(𝑠) = 1 −∑𝐶𝑘𝑉𝑘(𝑠)𝑠(𝑅𝑖𝑘 + 𝐿𝑖𝑘𝑠)
𝑘
 
(2.18) 
𝜔𝑛𝑖 =
1
√∑ 𝐶𝑘𝐿𝑖𝑘𝑘
             &           𝜁𝑖 =
∑ 𝐶𝑘𝑅𝑖𝑘𝑘
2√∑ 𝐶𝑘𝐿𝑖𝑘𝑘
 
(2.19) 
𝑉𝑜𝑢𝑡(𝑡) = 𝑉𝐷𝐷 +
𝑉𝐷𝐷
2√𝜁2 − 1
(
𝑒𝑡(−𝜁+
√𝜁2−1)
−𝜁 + √𝜁2 − 1
−
𝑒𝑡(−𝜁−
√𝜁2−1)
−𝜁 − √𝜁2 − 1
) 
(2.20) 
𝑡𝑑(50%) =
1.047𝑒−𝜁/0.85 + 1.39𝜁
𝜔𝑛
 
(2.21) 
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Once the transfer function of single line or tree structure interconnect is obtained in the 
form of damping factor and natural frequency, the time domain response of (2.11) for a step 
input with supply voltage of 𝑉𝐷𝐷 is given by (2.20). 
The output voltage of (2.20) is a nonlinear function with respect to the variable 𝜁. As a result, 
an analytic formula is not directly available for the 50% delay since the solution of (2.20) is 
obtained iteratively using methods so called Newton-Rhapson’s method. For this reason, 
equation (2.20) is solved for various values of 𝜁 by setting 𝑉𝑜𝑢𝑡 to 0.5𝑉𝐷𝐷 and solving for time 
(𝑡). The results of this analysis are stored and fitted to the following functions [2] 
where  𝑡𝑑(50%) corresponds to 50% delay with respect to time t. This equation is like the 
extension of 50% delay of Elmore model of (2.9) considering the inductance effect of 
interconnect. Equation (2.21) can also be used to calculate the rise time by setting 𝑉𝑜𝑢𝑡 to  
0.1𝑉𝐷𝐷 and 0.9𝑉𝐷𝐷 and solving 𝑡 for different values of 𝜁. So the expression of rise time [2] is 
shown in (2.22). Elmore based models such as the fitted expression of (2.21) and (2.22) are 
widely used in VLSI circuit design for fast delay estimation due to its computational efficiency. 
𝑡𝑟 =
6.017𝑒−𝜁
1.35/0.4 − 5𝑒
−𝜁1.25
0.64 + 4.39𝜁
𝜔𝑛
 
(2.22) 
𝜕
𝜕𝑥
𝑉(𝑥, 𝑠) = −(𝑅 + 𝑠𝐿)𝐼(𝑥, 𝑠) 
𝜕
𝜕𝑥
𝐼(𝑥, 𝑠) = −𝑠𝐶𝑉(𝑥, 𝑠) 
(2.23) 
[
𝑉(𝑙, 𝑠)
−𝐼(𝑙, 𝑠)
] = 𝑒𝜙𝑙 [
𝑉(0, 𝑠)
𝐼(0, 𝑠)
] 
(2.24) 
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Frequency Domain Representation of Transfer Function 
The analysis of on-chip RLC interconnects starts with Telegrapher’s equation in 
frequency domain. All closed form RLC models assume a quasi-TEM mode of signal 
propagation. This means that the effect of imperfect line conductors and inhomogeneous 
surrounding medium resulting in a component of the mutually transverse electric and magnetic 
fields along the line axis is considered negligible [55]. The Telegrapher's equations are a pair 
of linear differential equations which describe the voltage and current on a transmission line 
with distance and time. The equations come from Oliver Heaviside who in the 1880s developed 
the transmission line model. These equations are [55] are shown in (2.23), 
where 𝑠 is Laplace transform variable, x is the position variable; 𝑉(𝑥, 𝑠) and 𝐼(𝑥, 𝑠) represent 
the voltage and current of the transmission line, respectively in the frequency domain; 𝑅, 𝐿 and 
𝐶 are the per-unit-length resistance, inductance and capacitance, respectively. The per unit 
length conductance G is assumed to be negligible for on-chip interconnects. The solution of 
(2.23) can be expressed using the exponential matrix as (2.24) where 𝜙 = [
0 −𝑍
−𝑌 0
], and 𝑍 =
𝑅 + 𝑠𝐿, 𝑌 = 𝑠𝐶 and 𝑙 is the length of the transmission line. The exponential matrix of (2.24) 
can be expressed using the 𝑐𝑜𝑠ℎ and 𝑠𝑖𝑛ℎ functions [55] as shown below in (2.25) where 𝑌0 =
𝑌(√𝑌𝑍)
−1
.  
[
𝑉(𝑙, 𝑠)
−𝐼(𝑙, 𝑠)
] = [
cosh(𝑙√𝑍𝑌) −𝑌0
−1 sinh(𝑙√𝑌𝑍)
−𝑌0 sinh(𝑙√𝑌𝑍) cosh(𝑙√𝑍𝑌)
] [
𝑉(0, 𝑠)
𝐼(0, 𝑠)
] 
(2.25) 
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Figure 7 Circuit Model for Single Line Interconnect 
Now we look at the circuit structure for a RLC interconnect line, which is shown in 
Figure 7. This represents a point-to-point interconnection driven by a transistor (modeled as 
voltage source 𝑉𝑖𝑛 serially connected to a driver resistance 𝑅𝑑) and connected to the next gate 
(modeled as a capacitance 𝐶𝑙) and is commonly used in VLSI design theory [12]-[14], [30]-
[33], [39]-[40], [56]-[59]. Considering this interconnect circuit as shown in Figure 7, the 
boundary conditions are represented as the following equations of (2.26) and (2.27), 
respectively. 
𝑉𝑖𝑛 = 𝑉(0, 𝑠) + 𝑅𝑠𝐼(0, 𝑠) (2.26) 
𝑉(𝑙, 𝑠) = −𝑠𝐶𝑙𝐼(𝑙, 𝑠) (2.27) 
Using (2.25)-(2.27), the far end transient response of single line interconnect can be 
described as (2.28) where Γ = 𝑙√𝑌𝑍. This transfer function of single line and tree structure 
interconnect of (2.28) has no direct representation in the time domain and thus real-time 
prediction of delay of 𝑅𝐿𝐶 interconnects. Various closed form models [12]-[14], [31]-[41] 
were developed to provide efficient representation of (2.9) in time domain and will now be 
discussed. 
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𝑉𝑓 =
𝑉𝑖𝑛
(1 + 𝑠𝑅𝑠𝐶𝑙) cosh(Γ) + (𝑅𝑠𝑌0 + 𝑠𝐶𝑙𝑌0
−1) sinh(Γ)
 
(2.28) 
However, the accuracy of Elmore models is limited since two poles may not be accurate 
enough to capture the high frequency effects and signal delays of 𝑅𝐿𝐶 lines. The next chapter 
provides a methodology to improve Elmore based two pole model of 𝑅𝐿𝐶 interconnects by 
extracting the delay from the transfer function. 
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CHAPTER 3 
PROPOSED DELAY MODEL FOR INTERCONNECT DESIGN 
Transfer Function of 𝑴-distributed 𝑹𝑳𝑪 Interconnect 
Figure 8 shows a schematic view of 𝑀-distributed parallel 𝑅𝐿𝐶 interconnect model of 
a transmission line. This transmission line interconnect model is symbolized by a distributed 
𝑅𝐿𝐶 segment. Each segment has an interconnect resistance (𝑅), inductance (𝐿), and 
capacitance (𝐶) per unit length, respectively. A total of 2000 micrometer lengths is considered 
to analyze this model and the interconnect length is denoted by 𝑙. The source or driver 
resistance is connected in series with each 𝑅𝐿𝐶 segment. A linearized voltage source 𝑉𝑖𝑛 is 
connected with each interconnect device (inverter for example). The output voltage of the 
inverter is directly applied to each interconnect transmission line. A load capacitance (𝐶𝑙) is 
serially connected with each of the 𝑅𝐿𝐶 segments in order to complete the electrical circuit. 
For simplification of calculation, all load capacitances assumed same values. 
The electrical circuit of Figure 8 is an LTI system [62]-[64], whose response in time-
domain can be estimated from the inverse Laplace transform of a LTI system. Equation (3.1) 
represents the exact transfer function [65] of each 𝑅𝐿𝐶 segment from the input to the far end, 
where 𝜃 = 𝑙√(𝑅 + 𝑠𝑙)𝑠𝐶 in 𝑠 domain, and 𝑅, 𝐿, 𝐶, 𝑅𝑑 and 𝐶𝑙 are the line resistance, line 
inductance, line capacitance, source or driver resistance and load capacitance per unit length 
of interconnect of length 𝑙 respectively. Since each transmission line has one transfer function 
and each transfer function is connected in parallel in the schematic of the LTI system model,
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Figure 8 Schematic view of a distributed 𝑅𝐿𝐶 interconnect network. 
𝐻𝑒𝑥𝑎𝑐𝑡(𝑠) =
1
(1 + 𝑅𝑑𝐶𝑙𝑠)𝑐𝑜𝑠ℎ𝜃 +
(
 𝑅𝑑
√𝑅 + 𝑠𝐿
𝑠𝐶
+ √
𝑅 + 𝑠𝐿
𝑠𝐶 𝐶𝑙
)
 𝑠𝑖𝑛ℎ𝜃
 
(3.1) 
𝐻𝑇𝑒𝑥𝑎𝑐𝑡(𝑠) =
𝑀
(1 + 𝑅𝑑𝐶𝑙𝑠)𝑐𝑜𝑠ℎ𝜃 +
(
 𝑅𝑑
√𝑅 + 𝑠𝐿
𝑠𝐶
+ √
𝑅 + 𝑠𝐿
𝑠𝐶 𝐶𝑙
)
 𝑠𝑖𝑛ℎ𝜃
 
(3.2) 
the overall exact transfer function can be written as in (3.2). As the denominator of (3.2) 
consists of sine hyperbolic and cosine hyperbolic functions, converting the inverse Laplace 
transform would be very challenging due to the imaginary term in frequency, 𝑠(𝑗𝑤). Therefore, 
the denominator of the exact transfer function is stretched into an infinite power series shown 
in (3.4) to simplify the task. Due to simplify the exact transfer function, it is collecting the 
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coefficient factors of the second order polynomials in the denominator and the exact transfer 
function can be approximated by two dominant poles as in (3.4), where the coefficients are 
𝐶1 = 𝑅𝑑𝐶𝑙 +
𝑙2
2
𝑅𝐶 + 𝑙𝑅𝑑𝐶 + 𝑙𝑅𝐶𝑙 and 𝐶2 =
𝑙2
2
(𝑅𝑑𝐶𝑙𝑅𝐶 + 𝐿𝐶) + 𝑙𝐿𝐶𝑙, respectively.  
𝐻𝑇𝑒𝑥𝑎𝑐𝑡(𝑠)
=
𝑀
(1 + 𝑅𝑑𝐶𝑙𝑠) {1 +
1
2! ((𝑙√
(𝑅 + 𝑠𝑙)𝑠𝐶)
2
+⋯)}
+
(
 𝑅𝑑
√𝑅 + 𝑠𝐿
𝑠𝐶
+ √
𝑅 + 𝑠𝐿
𝑠𝐶 𝐶𝑙
)
 {(𝑙√(𝑅 + 𝑠𝑙)𝑠𝐶) +
1
3! ((𝑙√
(𝑅 + 𝑠𝑙)𝑠𝐶)
3
) + ⋯ }
 
(3.3) 
𝐻𝑇𝑎𝑝𝑝𝑟𝑜𝑥𝑖𝑚𝑎𝑡𝑒(𝑠) ≈
𝑀
1 + 𝐶1𝑠 + 𝐶2𝑠2
 
(3.4) 
In Figure 9, the approximate transfer function of (3.4) is compared to the exact transfer 
function of (3.2). For our investigation, we have considered 180 nm CMOS technology and 
the following interconnect parameters are considered: 𝑙 = 2000 𝜇𝑚, 𝑅 = 8.829 𝑚Ω, 𝐿 =
1.538 𝑝𝐻, and 𝐶 = 0.18 𝑓𝐹, which show the complex pole nature [11]. The total driver/source 
resistance and total load capacitance are 30 Ω and 50 𝑓𝐹 respectively. All interconnect 
resistance, inductance, and capacitance values are in per micrometer lengths. In addition, for 
analyzing the real pole nature, the following interconnect parameters are used: 𝑙 = 2000𝜇𝑚, 
𝑅 = 1.5𝑚Ω, 𝐿 = 0.246 𝑝𝐻, and 𝐶 = 0.176 𝑓𝐹. Also, the total driver/source resistance and 
total load capacitance are used 25Ω and 0.176 𝑓𝐹, respectively [66]. As demonstrated in 
Figure 9, for this example, a normal two-pole model would be accurate up to 5.42 GHz and 
14.62 GHz for complex pole and real pole models, respectively. For the LTI system, the poles 
of the transfer functions are directly related to the resonance frequency in the 𝑠-domain. 
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Resonance frequency is the frequency where the peaks occur in the frequency domain function. 
So we see from Figure 9 that the approximate second order transfer function can pick the first 
harmonic frequency (first resonance frequency) of the exact transfer function. Therefore, we 
can say that this model can almost accurately define two poles of the system. The magnitude 
of the transfer function carries the same information in both negative- and positive-frequency 
domains. Therefore, the other pole with the same magnitude is located in the negative-
frequency domain and the high peaks (see Figure 9) occur in both transfer functions due to 
high inductance values. 
 
Figure 9 Exact and approximate transfer function models of an RLC interconnect for 
complex and real poles. 
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Effect of Inductance on Transfer Function 
If the interconnect lines are modeled as a 𝑅𝐶 network, the magnitude of the transfer 
function would have no overshoots and decrease gradually with the increase of the frequency, 
which means no resonance frequency effect will occur. Figure 10 shows the effect of different 
inductance values using the exact transfer function model of the 𝑅𝐿𝐶 interconnect. Figure 10 
shows that when 𝐿 = 0.162 𝑝𝐻 and 𝑅𝑑 = √𝐿 𝐶⁄  (the characteristics impedance at high 
frequencies) there is no resonance effect. When 𝑅𝑑 is larger than √𝐿 𝐶⁄   (for 𝐿 = 1.538 𝑝𝐻), 
the basic resonance frequency is about 𝐹𝑓/5, where 𝐹𝑓 =
1
𝑙
√
𝐶
𝐿
 is the frequency-of-flight. 
Alternatively, when 𝑅𝑑 is less than √𝐿/𝐶 (for 𝐿 = 0.072 𝑝𝐻 or 0.028 𝑝𝐻), the basic 
resonance frequency is about 2𝑛𝐹𝑓 , where 𝑛 = 1, 2. 
 
Figure 10 Inductive effects on amplitude transfer function of RLC interconnect for 
different inductance values. 
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Proposed Analytical Delay Models 
We have developed the delay model for the 𝑅𝐿𝐶 interconnect lines from (3.4) based on 
the first and second moments to consider the effects of inductance. Depending on the sign 
of 𝐶1
2 − 4𝐶2, the roots of the denominator of the approximate transfer function can be real or 
complex. The real roots will have two different scenarios - two different real roots and two 
identical roots. Here, we present models for complex, real and double pole cases. 
Complex Pole Model 
When 𝐶1
2 − 4𝐶2 < 0 in the solution of the quadratic equation of the denominator in 
(3.4), the poles will be complex. The output response for complex poles in the Laplace domain 
is given in (3.5) and we need to solve (3.5) in time domain by taking the inverse Laplace 
transform [62]-[64] that is shown in (3.6), where 𝑝1 = 𝛼 + 𝑗𝛽, 𝑝2 = 𝛼 − 𝑗𝛽, 𝛼 = −
𝐶1
2𝐶2
 , and  
𝛽 =
√𝐶1
2−4𝐶2
2𝐶2
. Using (3.6) and the output-to-input voltage ratio (𝑉𝑟), we obtain (3.7) for 
optimized delay, where 𝜃 = 𝑡𝑎𝑛−1 (
𝛽
𝛼
). The propagation delay at a given output-to-input 
voltage ratio can be calculated by solving (3.7) recursively in time. One approach for solving 
(3.7) recursively is to estimate the time adjustable in an exponential stretch by the Elmore delay 
(𝑇𝐸𝐷) and the time of sine function. This time of sine function is replaced by time delay for 
complex poles (𝜏𝑐) and 𝜃 = 𝑡𝑎𝑛
−1 (
𝛽
𝛼
), which are substituted in (3.7) and yields (3.8). Note 
𝑉𝑜𝑢𝑡(𝑠) = 𝑉𝑖𝑛(𝑠)𝐻𝑇𝑎𝑝𝑝𝑟𝑜𝑥𝑖𝑚𝑎𝑡𝑒(𝑠) =
𝑉𝑑𝑑
𝑠
(
𝑀
(𝑠 − 𝑝1)(𝑠 − 𝑝2)
) 
(3.5) 
𝑉𝑜𝑢𝑡(𝑡) =
𝑀𝑉𝑑𝑑
𝑝1𝑝2
(1 −
𝑝2
𝑝2 − 𝑝1
𝑒𝑝1𝑡 +
𝑝1
𝑝2 − 𝑝1
𝑒𝑝2𝑡) 
(3.6) 
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that the Elmore delay for this interconnect model is 𝑇𝐸𝐷 = 𝑅𝑑(𝐶 + 𝐶𝑙) + 𝑅 (
𝐶
2
+ 𝐶𝑙). The 
details of the derivation of (3.8) is provided in the Appendix A.  
𝑒𝛼𝑡𝑠𝑖𝑛(𝛽𝑡 + 𝜃) = 𝛽 (1 −
𝛼2 + 𝛽2
𝑀
𝑉𝑟) 
(3.7) 
𝜏𝑐 =
1
𝛽
[𝑠𝑖𝑛−1 (𝛽𝑒−𝛼𝑇𝐸𝐷 (1 −
𝛼2 + 𝛽2
𝑀
𝑉𝑟)) − 𝑡𝑎𝑛
−1 (
𝛽
𝛼
)] 
(3.8) 
Real Pole Model 
When 𝐶1
2 − 4𝐶2 > 0 in the solution of the quadratic equation of the denominator in 
(3.4), the poles are real. The output response for the case of two different real poles in time 
domain is given by (3.9), where 𝑝1 =
−𝐶1+√𝐶1
2−4𝐶2
2𝐶2
 and 𝑝2 =
−𝐶1−√𝐶1
2−4𝐶2
2𝐶2
.  
Since 𝑝2 − 𝑝1 = −
√𝐶1
2−4𝐶2
𝐶2
 is negative, the coefficients 
𝑝2
𝑝2−𝑝1
 and 
𝑝1
𝑝2−𝑝1
 are positive. Also, 
since the amplitude of |𝑝2| is much larger than the amplitude of |𝑝1|, the second term (
𝑝1
𝑝2−𝑝1
) 
is significantly less (almost negligible) compared to the first term (
𝑝2
𝑝2−𝑝1
) in time domain 
output voltage responses. Therefore, the two-pole output voltage response of the inferior 
constrained voltage can be approximated by (3.10). Since the voltage is inferior constrained, 
the delay acquired is higher bound on the actual delay. Therefore, for real poles, the delay (𝜏𝑟) 
at the output-to-input voltage ratio (𝑉𝑟) can be given by (3.11). 
𝑉𝑜𝑢𝑡(𝑡) =
𝑀𝑉𝑑𝑑
𝑝1𝑝2
(1 −
𝑝2
𝑝2 − 𝑝1
𝑒𝑝1𝑡 +
𝑝1
𝑝2 − 𝑝1
𝑒𝑝2𝑡) 
(3.9) 
𝑉𝑜𝑢𝑡(𝑡) ≈
𝑀𝑉𝑑𝑑
𝑝1𝑝2
(1 −
𝑝2
𝑝2 − 𝑝1
𝑒𝑝1𝑡) 
(3.10) 
32 
 
𝜏𝑟 =
1
𝑝1
𝑙𝑛 [(
𝑝2 − 𝑝1
𝑝2
) (1 −
𝑝1𝑝2
𝑀
𝑉𝑟)] 
(3.11) 
Double Pole Model 
When 𝐶1
2 − 4𝐶2 = 0 the poles are real and equal (double poles). The corresponding 𝑠-
domain output response is shown in (3.12), where 𝑝1 = −
𝐶1
2𝐶2
. By finding the inverse Laplace 
transform, the output voltage response in time domain for this case can be given by (3.13). 
Using the recursive method, the delay (𝜏𝑑) for the case of double poles can be calculated by 
solving (3.13) and the delay (𝜏𝑑) can be achieved by (3.14). In a practical scenario, a double-
pole phenomena may be applied when the magnitude of 𝐶1
2 − 4𝐶2 is within the range of output-
to-input voltage ratio. We have experimentally investigated a variety of interconnect network 
structures with various combinations of drivers and load impedances. We noticed that the value 
of 𝐶1
2 − 4𝐶2 should be of the same order as the value of 𝐶1 for both the real and complex pole 
cases. However, the value of 𝐶1
2 − 4𝐶2 never goes to zero because the 𝐶1
2 − 4𝐶2 term evidently 
shows either greater than or less than zero. Therefore, the result of (3.14) is not shown in 
simulation results. The behavior of the proposed time delay model (for complex and real poles)  
is shown in Figure 11. All drivers and load parameters values are considered per micrometer 
length. From Figure 11, we observed that the real pole propagation delay model is much faster 
than the complex pole propagation delay model. Another finding from this research is that the 
𝑉𝑜𝑢𝑡(𝑠) =
𝑀𝑉𝑑𝑑
𝑝1
2 (
1
𝑠
−
1
𝑠 − 𝑝1
+
𝑝1
(𝑠 − 𝑝1)2
) 
(3.12) 
𝑉𝑜𝑢𝑡(𝑡) =
𝑀𝑉𝑑𝑑
𝑝1
2
(1 − 𝑒𝑝1𝑡 + 𝑝1𝑡𝑒
𝑝1𝑡) 
(3.13) 
𝜏𝑑 =
1
𝑝1
[1 − 𝑒−𝑝1𝑇𝐸𝐷 (1 −
𝑝1
2
𝑀
𝑉𝑡ℎ)] 
(3.14) 
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driver resistance has significant impact to switch from real to complex and vice-versa. We also 
see that our delay model is almost constant for different interconnect parameters (for example 
𝑅𝑑 = 100 and 𝐶𝑙 = 0.1), even if we changed the ratio of output-to-input voltage from 0.5 V 
to 0.9 V. Only the driver resistance has a significant contribution to increase the time delay. 
 
Figure 11 Characteristics of proposed complex and real poles based delay model. 
Simulation Results of Proposed Analytical Delay Models 
Table 1 is configured for complex poles by considering the ratio of 𝑉𝑜𝑢𝑡 𝑉𝑖𝑛⁄  is 0.5 V. 
It is noticed that the proposed propagation delay model provides a good estimate as expected 
from Figure 11. It is noticed that the proposed propagation delay model provides a good 
estimate as expected from Figure 11.  
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Complex Poles:R=8.829 m-ohm, L=1.538 pH, C=0.18fF
Real Poles: R=1.5 m-ohm, L=0.246 pH, C=0.176 fF
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Table 1. Simulation results for a line of length 2000 µm with complex poles at vout=0.5vdd. 
Here we consider a step input and 1V supply 
 
 
 
Interconnect 
Parameters 
 R, L, C  
(per μm) 
Driver 
Resistance, 
Rd(Ω) 
Load 
Capacitance, 
Cl(fF) 
SPICE 
Delay 
(ps) 
Proposed 
Delay 
(ps) 
 
0.008829 Ω 
1.538 pH 
0.18 fF 
25 0.01 1549.6 1762.3 
50 0.01 1789.8 1903.9 
100 0.01 2564.6 3047.9 
25 0.1 1645.5 1762.8 
50 0.1 1605.6 1904.4 
100 0.1 2483.9 3048.7 
 
0.0015 Ω 
0.246 pH 
0.176 fF 
25 0.176 775.8 807.0 
50 0.176 2456.8 3028.4 
100 0.176 662.6 716.7 
25 1.76 653.9 719.8 
50 1.76 720.5 810.5 
100 1.76 2538.7 3036.4 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
35 
 
Table 2. Simulation results for a line of length 2000 µm with real poles at vout=0.5vdd. Here 
we consider a step input and 1V supply 
 
 
 
Interconnect 
Parameters 
R, L, C  
(per μm) 
Driver 
Resistance, 
Rd(Ω) 
Load 
Capacitance,  
Cl(fF) 
SPICE 
Delay 
(ps) 
Proposed 
Delay 
(ps) 
 
0.0015 Ω 
0.246 pH 
0.176 fF 
100 0.01 1520.9 1623.8 
500 0.01 7570.7 8646.4 
1000 0.01 14720.8 17304.8 
100 0.1 1420.4 1624.2 
500 0.1 7776.9 8648.4 
1000 0.1 14320.9 17308.6 
 
0.015 Ω 
0.246 pH 
0.176 fF 
100 0.176 1468.4 1875.6 
500 0.176 7679.8 8883.5 
1000 0.176 15939.6 17542.0 
100 1.76 1548.7 1883.4 
500 1.76 7480.6 8913.4 
1000 1.76 15530.7 17585.7 
 
 
 
Application and Accuracy of the Delay Models 
 
In nanometer regimes, accurate characterizations of output responses for 𝑅𝐿𝐶 
interconnect networks have serious implications as they affect the signal integrity and other 
aspects of the system. Therefore, an accurate analysis of the output response is a very critical 
issue. Here in this section, we demonstrate how the proposed propagation delay model can be 
used in interconnect analysis. More specifically, we explain how to select the values of 𝛼 and 
𝛽 in order to achieve higher accuracy of the proposed real and complex poles delay models. 
This is done by considering a driver resistance (𝑅𝑑) and a load capacitance (𝐶𝑙) with a simple 
𝑅𝐿𝐶 interconnect line model that is considered in Figure 8. The characteristic impedance (𝑅0) 
of the parallel interconnect line can be given by (3.15). Preferably, the value of driver resistance 
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and 𝑅𝐿𝐶 parameters are needed to be matched so that 𝑅𝑑 adjusts with 𝑅0. However, if the 
driver resistance (𝑅𝑑) is less than the characteristics resistance (𝑅0) of the interconnect line, 
the output voltage response will show ringing phenomenon that can decrease the delay [67]. 
The ringing leads to overshoots and undershoots that may lead to switching mismatch 
(erroneous switching).  
𝑅𝑜 =
1
𝑀
√
𝑅 + 𝑠𝐿
𝑠𝐶
 
(3.15) 
𝑉𝑜𝑢𝑡 (𝑡) =
𝑀𝑉𝑑𝑑
𝛼2 + 𝛽2
(−
𝑒𝛼𝑡𝑠𝑖𝑛(𝛽𝑡 + 𝜃)
𝛽
) 
(3.16) 
𝛿𝑉 = −
𝑀𝑉𝑑𝑑
𝛼2 + 𝛽2
𝑒𝛼𝑇1 sin(𝛽𝑇1 + 𝜃) 
(3.17) 
𝛼
𝛽
≅
1
2𝜋
𝑙𝑛 |
1
𝑀
𝑉𝑑𝑑
𝛿𝑉
| 
(3.18) 
𝐶1
2 = 4 |
(𝛼 𝛽⁄ )2
(𝛼 𝛽⁄ )2 − 1
|𝐶2 
(3.19) 
 
The voltage response with ringing behavior can be given by (3.16), where 𝜃 =
𝑎𝑟𝑐𝑡𝑎𝑛 (
𝛽
𝛼
) [67]. To obtain the output response in time domain, we look at the highest points 
of the oscillation in the transfer function and equate the output response derivative (𝑉𝑜𝑢𝑡
′ (𝑡)) 
to zero, compliant 𝛽𝑡 = 𝑛𝜋, when 𝑛 is the odd integer for overshoots and 𝑛 is the even integer 
for undershoots. At 𝑇1 = 2𝜋/𝛽, the first undershoot is occurred, which may be estimated by 
(3.17). After simplifying (3.17), the limit for a specified proportion of undershoot (𝑉𝑑𝑑 𝛿𝑉⁄ ) 
can be derived from equation (3.18). For instance, we have 𝛿𝑉 = 0.05𝑉𝑑𝑑 and 𝛼 𝛽⁄ = 0.30 in 
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order to attain a 5% undershoot. We can find the ratio of 
𝛼
𝛽
 in terms of the coefficients of the 
quadratic equation of (3.4), i. e. 
𝛼
𝛽
=
𝐶1
√𝐶1
2−4𝐶2
. Therefore, we can get the relation between the 
coefficient of 𝐶1 and 𝐶2 from (3.19). Equation (3.19) condenses to 𝐶1
2 = 0.40𝐶2 for 
approximately at 5% undershoot. Correspondingly, for 5% overshoot, the relation between 𝐶1 
and 𝐶2 will be 𝐶1
2 = 9.8𝐶2. In general, the value of 𝛼 and 𝛽 are summarized the undershoot 
and overshoot responses that might be useful to the proposed propagation model. This model 
is shown in (3.8) and (3.11), respectively to analyze the synthesis of integrated circuits. 
The second order approximation and simplified transfer function, which is shown in 
(3.4), and introduced in this chapter can be applied to any arbitrary input signals. However, 
here we have analyzed the preciseness of the proposed model for exponential and periodic 
ramp input signals to validate the proposed analytical delay model for 𝑅𝐿𝐶 interconnect line. 
Effect of the Exponential Input Signal 
To illustrate the behavior of the LTI system of Figure 8 for an exponential input with a 
second-order approximation the following input signal of (3.20) is considered. 
Here 𝑢(𝑡) is the unit step function, 𝑉𝑑𝑑 is the supply voltage, and τ is the time constant. The 
output response of a 𝑅𝐿𝐶 line with this exponential input can be given by  𝑉𝑜𝑢𝑡(𝑡) =
𝑉𝑖𝑛(𝑒𝑥𝑝)(𝑡) ∗ ℎ(𝑡), where ℎ(𝑡) is the inverse Laplace transform of the approximate transfer 
function of (3.4). 
 
 
𝑉𝑖𝑛(𝑒𝑥𝑝)(𝑡) = 𝑉𝑑𝑑 [1 − 𝑒𝑥𝑝 (−
𝑡
𝜏
)] 𝑢(𝑡) 
(3.20) 
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Effect of Periodic Ramp Input Signal 
To illustrate the output behavior for a periodic ramp input [68] the following input 
signal in (3.21) is considered. Here 𝑇 is represented as the time cycle of 𝑉𝑖𝑛(𝑡), 𝑛 is an integer 
and 𝜏𝑡 is the switching time. The output response in time domain can be obtained by the 
convolution sum of the approximate transfer function and periodic ramp signal of (3.21). 
𝑉𝑖𝑛(𝑟𝑎𝑚𝑝)(𝑡) =
{
 
 
 
 
 
 
𝑡
𝜏𝑡
𝑉𝑑𝑑
𝑉𝑑𝑑
𝑛𝑇 ≤ 𝑡 ≤ 𝑛𝑇 + 𝜏𝑡
𝑛𝑇 + 𝜏𝑡 ≤ 𝑡 ≤ (𝑛 +
1
2
)𝑇
(1 −
𝑡
𝜏𝑡
+
𝑇
2𝜏𝑡
)𝑉𝑑𝑑
0
(𝑛 +
1
2
)𝑇 ≤ 𝑡 ≤ (𝑛 +
1
2
)𝑇 + 𝜏𝑡
(𝑛 +
1
2
)𝑇 + 𝜏𝑡 ≤ 𝑡 ≤ (𝑛 + 1)𝑇
 
(3.21) 
 
 
Figure 12 Output characteristics of exponential input signal using proposed complex 
and real pole transfer function model. 
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The output characteristics of the circuit model of Figure 8 for exponential and ramp 
input signals using the proposed real and complex pole based second order approximate 
transfer function of (3.4) are illustrated in Figure 12. The overshoots and undershoots in the 
output responses can be observed due to the capacitive and inductive natures of the circuit 
model. The second order approximation gives a higher performance in the estimation of the 
output behavior in the case of real poles compared to the output behavior in the case of complex 
poles. 
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CHAPTER 4 
INVESTIGATION OF TUNNELING FOR FIELD EFFECT TRANSISTOR 
Limitations of Conventional CMOS Technology 
Continuous reduction of geometric dimensions of the field effect transistors (FETs) in 
the complementary metal-oxide-semiconductor (CMOS) circuits has enabled extraordinary 
improvements in the switching speed, density, functionality, and cost of micro- and nano- 
electronic applications [5]. But due to the physical limitations of silicon, advanced CMOS 
technology now faces some severe problems like excessive short channel effects (SCEs), high 
power consumption, and thermal stress beyond the limits of the materials used in integrated 
circuits at nanoscale domain. Increasing demand for faster operation dictates higher supply 
voltage (𝑉𝐷𝐷), which is actually being reduced to meet the power budget. Subthreshold 
leakage, which is the primary source of standby power, is going up due to lower threshold 
voltage (𝑉𝑡ℎ) leading to degraded switching ratio of ‘𝑂𝑁’ and ‘𝑂𝐹𝐹’ currents (
𝐼𝑂𝑁
𝐼𝑂𝐹𝐹
⁄ )[6]. 
With supply voltage (𝑉𝐷𝐷) reduction, the threshold voltage (𝑉𝑡ℎ) needs to go down to ensure 
higher gate drive. However, reduction of 𝑉𝑡ℎ leads to exponential increase of the subthreshold 
leakage, making it the dominant component of power consumption. Conventional hardware-
software coordination techniques would provide dynamic or switching power reduction [5], 
but the static power due to subthreshold leakage cannot be minimized if we continue using the 
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conventional MOSFET technology. This is because the subthreshold swing (𝑆) of the 
conventional MOSFET and all the emerging transistors based on FET principle is not scalable 
below 60mV/decade at room temperature [7]-[8]. S = 60mV/decade is the theoretical minimum 
for any FET device, where the switching process involves the thermionic (temperature-
dependent) injection of electrons over an energy barrier in order to flow current [70]. This 
theoretical minimum is only achievable under ideal condition that cannot be satisfied. This sets 
a fundamental limit to the steepness of the transition slope from the ‘𝑂𝐹𝐹’ to the ‘𝑂𝑁’ state. 
The inverse of the slope of the I-V curve in the subthreshold region is defined as 𝑆, which can 
be given by (4.1), where 𝑉𝐺 is the gate voltage, 𝐼𝐷 is the drain current, 𝑘𝑇 𝑞⁄  is the thermal 
voltage, and 𝐶𝑑 and 𝐶𝑜𝑥 are the depletion and oxide capacitances, respectively. The term 𝑚 is 
the transistor body factor and 𝑛 is a factor that characterizes the change of the drain current 
with the surface potential, and Ψ𝑠 reflects the conduction mechanism in the channel. 
𝑆 =
𝑑𝑉𝐺
𝑑Ψ𝑠⏟
𝑚
𝑑Ψ𝑠
𝑑(log10 𝐼𝐷)⏟      
𝑛
≅ (1 +
𝐶𝑑
𝐶𝑜𝑥
)
𝑘𝑇
𝑞
ln 10 →
𝑘𝑇
𝑞
ln 10 ≅ 60
𝑚𝑉
𝑑𝑒𝑐𝑎𝑑𝑒
|𝑇 = 300𝑘 
(4.1) 
Faster operation of transistor requires steeper subthreshold slope (lower value of 𝑆). 
Only way to accomplish this is to find a radical solution beyond the conventional and emerging 
FET devices. Many innovative designs of transistor and circuits are under exploration to lower 
the value of 𝑆 below the thermionic limit of MOSFET by decreasing the factor 𝑚 and/or 𝑛 in 
(4.1). One approach is to change the underlying physics of the way MOSFET transistor works 
by modifying the carrier-injection mechanism. For this, impact ionization [71] and quantum-
mechanical band- to-band tunneling (BTBT) [72] have been proposed. The resulting transistor 
technology is known as the tunnel field effect transistor (TFET). Another approach is to lower 
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the subthreshold swing by developing an effective negative capacitance based field effect 
transistor (NC-FET) [73]-[75] or micro-/nano-electromechanical (M/NEM) movable 
electrodes in M/NEM-FET [76]-[77]. Achieving the NC effect required for these new type of 
transistors is still an elusive target, because the fundamental scientific principles that guide this 
NC effect is not yet fully understood. Therefore, the first approach, Tunnel FET seems to be a 
more feasible solution. Tunnel FETs (TFETs) avoid the thermionic limit by using quantum-
mechanical band-to-band tunneling, rather than thermal injection, to inject charge carriers into 
the device channel.  
Background Study of Tunneling Field Effect Transistor 
TFETs represent the most promising candidate to implement very steep-slope 
switching device (transistor), having the potential to use a supply voltage significantly below 
0.5V. Because of their low off currents, they are ideally suited for low-power and low-standby-
power logic applications operating at moderate frequencies. Other promising applications of 
TFETs include ultralow-power specialized analog integrated circuits with improved 
temperature stability and low-power SRAM. Before introducing our proposed TFET, it would 
be helpful to explore the fundamental concept of tunneling device. Therefore, in this section, 
the basic principles of TFET is presented and discussed some real challenges. 
The Concept of Tunneling 
Electron has an ability to penetrate barriers - a phenomenon known as the quantum 
tunneling that represents a particle tunneling through an energy barrier similar to evanescent 
wave coupling of electromagnetic waves. One interpretation of this duality involves the 
Heisenberg uncertainty principle, which defines a limit on how precisely the position and the 
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momentum of a particle can be known at the same time. This implies that there are no solutions 
with a probability of electron charge distribution of exactly zero (or one). Therefore, the 
probability of a given particle's existence on the opposite side of an intervening barrier is non-
zero. But with the scaling of technology, chipmakers are able to put increasingly more 
transistors inside a chip as transistors have become smaller and the distances between different 
regions of the transistor have decreased. As a consequence, electronic barriers that were once 
thick enough to block the tunneling current are now so thin that electrons can barrel right 
through them. For thick barrier, both Newtonian and Quantum mechanics ensure that the 
electrons cannot cross the barrier. It can only pass the barrier if it has more energy than the 
barrier height (see Figure 13(a)). But for thin barrier, Newtonian mechanics still dictates that 
the electrons cannot cross the barrier. However, Quantum mechanics dictates that the 
electrons’ wave nature will allow it to tunnel through the barrier as shown in Figure 13(b). 
  
Figure 13 Concept of Newtonian and Quantum mechanics for (a) a thick barrier; 
and (b) a thin barrier 
The Working Principle of Tunnel Transistor 
The p-i-n diode structure of a TFET (see Figure 14), which is always reverse biased to 
get the ultralow leakage current. For NTFET the substrate is lightly n or p doped. The increase 
of gate voltage results in an accumulated or inverted n-channel. The surface tunnel junction is 
at the cross-point of gate oxide/channel/p++ doped region (Figure 14c). Electrons are tunneling 
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from the valence band (p++ doped region) to the conduction band (channel region) and flow 
to the n+ doped region. TFET’s working principle is based on the gate controlled band-to-band 
tunneling. For NTFET, the p++ doped region is considered as the source (source of electrons) 
and the n+ doped region is considered as the drain (drain of electrons). The nTFET is switched 
on when the gate voltage is greater than the threshold voltage (𝑉𝑔𝑠 > 𝑉𝑡ℎ). 
 
Figure 14. Basic Structure of TFET. (a) NTFET Structure, (b-c) related band diagram of 
NTFET in ‘OFF’ and ‘ON’ state. (d) PTFET structure, (e-f) related band diagram of PTFET 
in ‘OFF’ and ‘ON’ state [4]. 
Design of the First Tunnel Transistor 
The first band-to-band tunneling based three terminal device was introduced as Trench 
Transistor Cell in [79]. Another three-terminal tunnel device using this effect was proposed in 
1987 [80]. This device required gate overlap of the source. The device structure and 
phenomena can be used in a planar MOS structure, such as the one shown in Figure 15, which 
acts as a three-terminal tunnel device. A MOS capacitor is fabricated with a localized p+ region 
separated from an n+ contact by a p- spacer region, which prevents breakdown of the p+-n+ 
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junction. If the gate bias is increased, the p+ substrate region depletes but cannot go into 
inversion if the n+ drain is held positive with respect to the substrate. If the p- doping is very 
high, the depletion region is narrow enough to allow band-to band tunneling. The generated 
electrons are collected by the n+ drain. 
 
Figure 15. A three-terminal MOS tunneling device 
Performance of TFET Technology: From Silicon to Graphene Technology 
To analyze the performance of current TFET in terms of ON-current, OFF-current, and 
subthreshold swing [81]-[82], two comparison figures (Figure 16 and Figure 17) have been 
shown. The most frequently used method, as illustrated by the reports summarized in Figure 
16, is to give the tangential inverse slope of the 𝐼𝐷 − 𝑉𝐺𝑆 curve at the steepest part of the 
characteristic. In this comparative study, only the TFETs that exhibit subthreshold swing below 
60mV/decade are included in [8], [83]-[88].While the TFET ON-current is not dependent on 
the gate length, the gate length is indicated in the figure as is the gate oxide thickness to provide 
a scale for the experimental report. The subthreshold swings demonstrated thus far are not now 
in a current range of interest for logic applications as the low swing typically occurs at less 
than1nA/𝜇m. Figure 17 provides the same plot of 𝐼𝐷 𝑤⁄  versus 𝑉𝐺𝑆 for the theoretical TFET 
reports across material systems versus 3-nm CMOS technology [89]-[98]. The simulations 
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range over a wide space, but are consistent overall. 
 
Figure 16. Comparison of published TFET channel current per unit width versus gate-to-
source voltage for p-channel (left) and n-channel (right) transistors [81]-[89]. Included are 
devices that show a subthreshold swing less than 60 mV/decade in the forward characteristics 
of the tunnel junction. Dashed lines bordering the shaded area indicate measured high-
performance (HP) and low-power (LP) 32-nm node MOSFET technology. The black dashed 
lines are measured characteristics for I-MOS transistors. The acronyms SG, DG, and MuG 
mean single, double, and multigate, respectively. All measurements were reported at room 
temperature. The CNTTFET drain current per unit width was computed by dividing the 
measured current by 10 nm as a representative effective tube pitch. 
Higher ON-currents at lower voltages are obtained in the lower band gap material like Ge [99], 
InAs [96] and GNRs [91], [95]. Heterojunction systems like AlGaSb/InAs [92], [93], and 
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AlGaAsSb/InGaAs [100] boost the ON-currents. The wide range of TFET characteristics are 
clearly apparent from this analysis. These variations are generally consistent with a wide 
design space that includes many transistor geometries (gate-all-around, double gate, or single 
gate), in-line or perpendicular gate orientation with respect to the tunnel junction, tunnel 
junction doping level and profile, and dimensionality of the transport.  
 
Figure 17. Comparison of simulated TFET channel current per unit width versus gate-to-
source voltage for p-channel (left) and n-channel (right) transistors [91]-[100]. Light dashed 
lines bordering the shaded region indicate experimental high-performance (HP) and low-
power (LP) 32-nm node MOSFET technology. Other notation in the figure includes SG for 
single gate, DG for double gate, GAA for gate-all-around, LER for line-edge roughness, and 
the numbers are for the drain-to-source voltages VDS. The GNR currents are given per unit 
ribbon width. 
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Limitations of TFET Technology from Material Perspectives 
Although it has been shown that TFETs can be scaled down to 20 nm or below in 
channel length without much degradation of the subthreshold slope, 𝐼𝑂𝑁 and 𝐼𝑂𝐹𝐹 [101]-[103], 
however current TFET designs suffer from a low ON-current with a higher threshold voltage 
mainly because of the large BTBT barrier, especially for large band gap semiconductors 
including silicon, the material of choice for mainstream semiconductor technology. To 
overcome this shortcoming and further improve the subthreshold characteristics and the ON-
current, many efforts [7], [8], [104] have been focused on proposing new structure/materials 
for TFETs, among which several [105]-[106] exhibit near perfect switching characteristics, i.e. 
an ultra-small subthreshold swing. In addition, a vertical n-type TFET has been proposed in 
[89] to improve 𝐼𝑂𝑁 and 𝑆, and an n-type double-gate TFET using high-k material is proposed 
in [81] to improve performance. However, the ON-currents reported in these works are well 
below that of CMOS, or they exhibit threshold voltages higher than 0.4 V. However, the 
underlying physics and the design rules leading to such ideal subthreshold characteristics are 
still not apparent. As a result, a certain degree of ambiguity prevails over the choice of 
structures and materials for achieving a small subthreshold swing in these TFETs.  
For the last two decades researchers have been exploring graphene based 
nanotechnology to replace silicon technology for innovative designs and new technologies at 
the architecture, circuit and device levels. However, there have been several roadblocks in 
materializing graphene nanotechnology on an IC platform. Recently, researchers started 
thinking about other 2D material like molybdenum disulfide (MoS2) for beyond-graphene 
technology that can push the scaling and performance limits beyond the capabilities of 
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MOSFET and silicon technologies. Therefore, at the device level, we need to look the 2D 
emerging material like molybdenum disulfide (MoS2) to replace silicon even graphene 
technologies. 
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CHAPTER 5 
STUDY OF MOLYBDENUM DISULFIDE FOR FET APPLICATIONS 
Why 2-D Material MoS2 
Molybdenum disulfide (MoS2) is one of the transition-metal dichalcogenides (TMDs) 
material in which d-electrons interactions can give rise to new physical phenomena. It shows 
very promising properties for not only future nanoscale device applications, but numerous 
photonic applications such as light emitters [107], photodetectors [108]-[109], and solar cells 
[110]. It is also considered the new super material that replaces conventional silicon, 
semiconductor III-V material and even graphene in the next generation nanoelectronic devices 
due to its unique set of material, electrical and optical properties [111]. Excellent mechanical 
flexibility of MoS2 also makes a new open door for flexible electronics in front of MoS2 
research community [112]-[113]. The two dimensional crystal of TMD i.e. MoS2 is an 
inorganic analogue of graphene and represent the fundamental building blocks for other low-
dimensional nanostructure such as inorganic nanotubes and fullerene [114]. In addition, MoS2 
is a solid state lubricant and catalyst for hydrodesulfurization and hydrogen evolution. 
Remarkable electrical properties of mono-layer and multi-layer MoS2 is increasingly revealed 
in its field effect transistor characteristics such as large ON/OFF ratio ranging from 108 [115] 
to 1012 [116]-[117], steep subthreshold swing ranging from 9 mV/dec [118] to 70 mV/dec 
[119], large current carrying capacity ranging from 120 µA/µm [116]-[117] to 150µA/µm 
[120] with reported electron mobility ranging from 1cm2V-1s-1 (in air/MoS2/SiO2 structure) 
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to 480cm2V-1s-1 (in HfO2/MoS2/SiO2) [121]-[125] depending on the device structures, 
dielectric environment and processing [126]-[128]. Some of the distinct characteristics of 
MoS2 2D crystal highlights high electronic quality of the material coupled with thickness 
dependent optical properties, mechanical flexibility and access valley degree of freedom. 
As a result, there has been an extensive investigation on the 2D materials for TFET 
applications due to the tight gate control over the channel that results in high electric fields at 
the tunnel junction. Since the BTBT transmission probability depends on the bandgap and 
electric field exponentially, high ON-currents are expected in 2D nanomaterial based Tunnel 
FETs. Since tight gate control is not the only one parameter in determining the high ON-
currents, other critical factors (such as effective mass (𝑚∗) and doping concentration etc.) are 
also significantly contributed on tunneling current. Therefore, there has been a surge of interest 
to introduce and replace silicon by molybdenum disulfide (MoS2) that shows promising 
properties for future nanoscale FETs due its non-zero tunable band gap (1.12 eV~1.8 eV), 
atomic scale thickness, pristine interfaces, excellent electrostatic integrity and mechanical 
flexibility [129]-[132]. The atomically-thin single or multilayer MoS2 allows excellent gate 
electrostatics to suppress short channel effects (SCE), which is one of the major issues in scaled 
MOSFETs [129], [133]. The bulk MoS2 crystal, which is composed of stacked layers have 
indirect bandgap (~1.12eV) and single layer MoS2 crystal form direct band gap (~1.8 eV) at 
the first Brillouin zone [131]-[139]. Indirect bandgap of multilayer MoS2 implies that phonons 
need to be involved in the BTBT process. However, degenerately doped source and drain 
region, which is basically shifts the Fermi level down below what was originally the top of the 
valence band, and indirect thin bandgap allow tunneling from valence band to the conduction 
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band at the source and channel junction due to the wave nature of electrons. Also due to higher 
effective mass, the density of states (i. e. no. of states per unit volume and per unit energy) of 
multilayer MoS2 is three times that of a single layer MoS2. This will leads to considerable high 
drive currents in the ballistic limits [140]. As a result, it is preferable to use the multilayer 
MoS2 and explore other factors, such as, effective mass (𝑚∗) and doping profile 
simultaneously in order to improve the tunneling current. 
Atomic Structure of MoS2 
The atomic structure of 2D molybdenum disulfide is shown in Figure 18(a), where 
three layers are shown. In each layer the atoms of molybdenum and sulfur are attached to each 
other through strong covalent bond that gives it very high tensile strength (30 times more than 
steel of identical structure), thermal stability up to 1090 C in inert environment [141], and a 
surface free of dangling bonds. The thickness of each layer is about 0.65nm. The 2D and flat 
nature of MoS2 layer leads to intrinsically low surface scattering and dimension scaling 
possibilities in term of electronic devices. The force between adjacent layers is a very weak 
van der Waal force. Therefore, this weak inter-layer van der Waal’s force allows mono- or few 
layers MoS2 thin films to be created through micro-mechanical cleavage technique [142] and 
through anisotropic 2D growth by chemical vapor deposition [143]-[144]. The thickness 
dependent tunable bandgap (0.9 eV ~1.8 eV) that is shown in Figure 18(b) from bulk MoS2 to 
mono-layer MoS2 overcome the limitation of zero bandgap Graphene and insulating hexagonal 
boron nitride (h-BN) [145]. Bulk MoS2 is an indirect gap semiconductor with the bandgap in 
the near-infrared frequency range [146] and mono-layer MoS2 is a direct gap semiconductor 
with bandgap in the visible frequency range[147]-[148]. In general, this unique property of 
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MoS2, and 2D materials enables the creation of atomically smooth material sheets and the 
precise control on its number of molecular layers. The indirect to direct crossover occurs at the 
mono-layer limit, resulting in strong contrast in photoluminescence efficiency between mono- 
and multi-layer sheets [147]-[148]. 
 
Figure 18 (a) Atomic view of the layer structure of 2D-hexagonal MoS2 crystals. 
Mono-layer consists of a sandwich of three hexagonally packed atomic layers, S-Mo-
S, where within two S layers, the Mo atoms in the intermediate layer are bonded with 
the S atoms through ionic-covalent interactions in a trigonal prismatic arrangement 
[157], (b) band diagram of multilayer MoS2 crystal, and (c) top and side view of 
MoS2 crystal at zigzag pattern 
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Analysis of Optical and Electronic Properties of MoS2 
The electrical, material and optical properties of geometrically optimized MoS2 have 
been evaluated by using the density function theory (DFT)-based material properties simulator 
from nanoHUB of Purdue University [149]. Computation the properties of MoS2 are based on 
the self-consistent density functional theory. Material modeling provides a cost and time 
efficient method for studying their properties, especially in nanotechnology where length and 
times scales are not accessible experimentally. Therefore, to investigate the optical and 
electronics properties of semiconducting mono- and multi- layers MoS2 was considered 
theoretically using DFT method dependent on the amount and distribution of atoms of dopant. 
Since we are particularly interested in MoS2 –based LASER and FET applications, this section 
discusses optical properties in terms of absorption coefficient, extinction coefficient and 
reflective index, and electronic properties in terms of DOS profile and bandgap properties. 
Optical Properties of MoS2 
The absorption coefficient of mono- and multi-layer MoS2 is shown in Figure 19(a) and 
Figure 19(d), respectively. As the wavelength is inversely proportional to bandgap energy, 
photons with smaller energy or longer wavelength compared to bandgap energy is not 
absorbed. When photon energy of an incident light is smaller than the bandgap energy of a 
material, the material appears to be transparent for that light. The absorption coefficient defines 
the penetration depth of light of a certain wavelength into a material before the light is absorbed 
by the material completely. Because of the phenomena called fundamental absorption, the 
absorption coefficient increases rapidly for light with wavelength shorter than the bandgap 
[150]. From Figure 19 (a) and Figure 19 (d), it is observed that the absorption coefficient of 
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both mono and multi-layer MoS2 is relatively high near the visible spectrum (400-500nm) but 
they doesn’t cover the whole visible spectrum (~400-700nm). These Figures show a sharp 
decay of absorption coefficient after 500nm, which indicates a photodetector made of MoS2 is 
only useful in detecting light below 500nm. The fluctuation in the curve is because of the 
absorption coefficient is measured in scale of nm-1. The extinction coefficient determines how 
easily light of a particular wavelength can penetrate a material. The extinction coefficient (k) 
is related to absorption coefficient (α) by 𝑘 =
𝛼𝜆
4𝜋
, where λ is the wavelength. Figure 19 (b) and 
Figure 19 (e) show the extinction coefficient of mono- and multi-layer MoS2. For mono-layer 
MoS2 it is observed that the extinction coefficient reaches its peak at ~450nm. That indicates 
that at this particular wavelength the light absorbed most by mono-layer MoS2. After 500nm 
the extinction coefficient is very low which means that mono-layer MoS2 is transparent for the 
wavelength above 500nm. The same conclusion we can draw from the absorption coefficient 
curve as well. For multi-layer MoS2 the peak also occurs at nearly ~400nm. But the magnitude 
of the peak is higher than mono-layer MoS2, which means multi-layer MoS2 absorb light better 
than mono-layer MoS2 at that wavelength.  
The refractive index of a material is the ratio between the speed of light in free space 
and speed of light in that material. Figure 19 (c) and Figure 19 (f) show the refractive index 
variation of mono-layer and multi-layer MoS2 with respect to wavelength. For mono-layer 
MoS2 it is observed that below 250nm the refractive index lies between 1 and 2, indicates it is 
transparent to visible light. On the other hand for multi-layer MoS2 the refractive index is 
always above 2 (with some exception at around 100nm). The maximum refractive index is 
found at around 500nm for both mono- and multi-layer MoS2. 
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(a) Absorption coefficient of mono-MoS2 
 
(d) Absorption coefficient of bulk-MoS2 
 
(b) Extinction coefficient of mono -MoS2 
 
(e) Extinction coefficient of bulk-MoS2 
 
(c) Refractive index of mono-layer MoS2 
 
(f) Refractive index of bulk-MoS2 
Figure 19 Optoelectronics properties of  SL-MoS2 and bulk-MoS2: simulation consider 
GGA as exchange and correlation function, wave function kinetic energy cutoff (Ry): 40, 
charge density kinetic energy cutoff (Ry): 160, SCF convergence criterion (Ry): 1E-6, 
Occupation: smearing, Smearing: Gaussian, Gaussian spreading : 0.0038, Density of 
states: Minimum energy: -10, Maximum energy: 20, Dielectric option: Smearing: 0.1, Min 
E: 0.62,  Max E=12. 
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Electronics Properties of MoS2 
The DOS profile and bandgap for mono-layer and multi-layers MoS2 are shown in 
Figure 20 (a) and Figure 20 (b), respectively. Figure 20 (a) and Figure 20 (b) shows the clear 
distinction of DOS profile between n-type mono-layer and multi-layers MoS2 with energy. The 
single rhenium (Re) atoms in low absorption at molybdenum (Mo) sites only marginally altered 
the DOS profile. This alteration demonstrated itself through the existence of an impurity level 
at ~0.25 eV underneath the conduction band of MoS2. A doping of mono-layer MoS2 does not 
change cardinally the DOS profile roughly up to 1.6% Re with random distribution where DOS 
profile significantly change for the case of multi-layer MoS2. It also leads to the increased 
intensity and the position of the band of the donor level compare to multi-layer MoS2. 
However, the average number of states per eV is almost double in multi-layer MoS2 compare 
to mono-layer MoS2. Figure 20 (c) and Figure 20 (d) demonstrates the bandgap simulation for 
mono- and multi-layer MoS2. It is observed that MoS2 has a very unique property which is 
called ‘tunable bandgap’. This tunable bandgap is varied with the number of layers. When the 
number of layers has changed from mono-layer to multi-layer, the bandgap is also changed 
from direct (~1.8 eV) from indirect (~0.9 eV). This direct bandgap semiconductor (mono-layer 
MoS2) is suitable for field effect transistor (FET) applications as phonon does not need to be 
involved at carrier charge mechanism. On the other hand multi-layer MoS2 indirect tunable 
low bandgap characteristics that makes attractive for band-to-band-tunneling (BTBT) devices. 
Together with effective mass, this tunable low bandgap semiconductor (multi-layer MoS2) has 
significant impact on tunneling probability that directly increase the tunneling current. 
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(a) DOS profile of mono-layer MoS2 
 
(c) E-K diagram of mono-layer MoS2 
 
(b) DOS profile of bulk-MoS2 
 
(d) E-K diagram of bulk-MoS2 
Figure 20 Electronics properties of mono-layer and multi-layer MoS2. (a and b)represent 
the DOS profile as function of states/eV based on plan waves and ab initio code, (c and d) 
represent the band structures in the first region of Brillouin Zone.  Simulation consider 
GGA as exchange and correlation function, wave function kinetic energy cutoff (Ry): 40, 
charge density kinetic energy cutoff (Ry): 160, SCF convergence criterion (Ry): 1E-6, 
Occupation: smearing, Smearing: Gaussian, Gaussian spreading: 0.0038, Density of states: 
Minimum energy: -10, Maximum energy: 20, Dielectric option: Smearing: 0.1, Min E: 
0.62, Max E=12. 
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CHAPTER 6 
PROPOSED MOLYBDENUM DISULFIDE BASED TUNNEL TRANSISTOR 
Proposed TFET Device Structure and Its Operating Principle 
The structure of the proposed multilayer MoS2 TFET is shown in Figure 21. In the 
design, we propose to use silicon dioxide (SiO2) and Hafnium oxide (HfO2) as the insulators. 
HfO2 has been widely investigated as gate insulator in recent time in various device designs as 
it is the most stable compounds of hafnium. HfO2 has a high dielectric constant of ~25, bandgap 
of 5.7 eV [81], [115]. These advantages allow a lower leakage (gate tunneling) and better gate 
control at lower thickness of HfO2 as well as mobility enhancement in the channel. Besides, 
the growth of SiO2 is much easier on silicon substrate, which prevents leakage. That is why we 
used SiO2 to separate the active area of the transistor and the silicon substrate. 
 
Figure 21 Device architecture of multilayer MoS2 based TFET with channel (n-) and 
source (p++)/drain (n+) lengths of 50 and 10 nm, respectively. Source and drain 
regions have a doping level of 1e19 cm-3 and oxide thickness is 2 nm.
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As shown in Figure 22, the p-i-n diode structure of N-type TFET is always reverse 
biased to ensure ultra-low leakage current. For NTFET, the substrate is lightly n or p doped. 
In the OFF-state (𝑉𝑔𝑠 = 0𝑉, 𝑉𝑑𝑠 = 1𝑉), the transmission probability is low due to the wider 
barrier (low electric field) at the source-to-channel tunnel junction resulting in very low OFF-
currents. In the ON-state (𝑉𝑔𝑠 = 1𝑉, 𝑉𝑑𝑠 = 1𝑉), the increasing gate voltage results in an 
accumulated or inverted n-channel. The surface tunnel junction is at the cross-point of gate 
oxide/channel/p++ doped region, where the tunnel barrier shrinks. As a result, electrons tunnel 
from the valence band (p++ doped region) to the conduction band (channel region) and flow 
to the n+ doped region. The operation of TFET is based on this gate controlled band-to-band-
tunneling. The NTFET is switched ON when 𝑉𝑔𝑠 > 𝑉𝑡ℎ. 
 
Figure 22 Schematic and energy band diagram p++-n--n+ TFET having a multilayer 
MoS2 as channel material in OFF-state and ON-state respectively. 
Analytical Model of Tunneling Current 
In this section, the performance of NTFET with multilayer MoS2 channel is investigated as a 
function of the thickness of the channel (𝑡𝑀𝑜𝑆2) and the thickness of the gate oxide (𝑡𝐻𝑓𝑂2). In 
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order to reveal the wave nature of electron for this proposed device, we solved the time 
independent modified Schrodinger’s equation as in (6.1), 
𝑑2Ψ
𝑑𝑥2
=
2𝑚∗(𝑉(𝑥) − 𝐸)
ℏ2
Ψ 
(6.1) 
where 𝑥 is the direction along the channel, 𝐸 is built-in potential energy respectively, ℏ is the 
reduced Planck’s constant, 𝑚∗ is the effective mass, and Ψ is the wave function. The applied 
voltage (𝑉) is a function of the position (𝑥) and can be given by 𝑉(𝑥) = 𝑉𝑔 (1 −
𝑥
𝐿
) in terms 
of gate potential (𝑉𝑔), and channel length (𝐿) along the 𝑥-direction (see Appendix B). 
Assuming that 𝑞𝑉(𝑥) − 𝐸 is independent of position (𝑥) in a section between 𝑥 and 𝑥 + 𝑑𝑥. 
Applying the following boundary conditions: (i) zero electric field at 𝑥 = ±∞, (ii) continuous 
electric field and potential at the source-channel and drain-channel junction, and (iii) channel 
length (𝐿) ≫ tunneling screening length (𝜆). Equation (6.1) can be solved analytically, leading 
to a solution in the form of Ψ(𝑥 + 𝑑𝑥) = Ψ(𝑥)𝑒𝑥𝑝(−𝑘𝑑𝑥) with 𝑘 =
√2𝑚∗(𝑉(𝑥)−𝐸)
ℏ
. The minus 
sign is chosen because we assume that the particle moves from source to drain. For a slowly 
varying potential, the amplitude of wave function at 𝑥 = 𝑋0 can be related to the wave function 
at 𝑥 = 0. Therefore, we can represent the wave nature of electron within the tunneling 
screening length in MoS2 channel area in terms of (6.2). 
Ψ(𝑥) = Ψ(0)𝑒𝑥𝑝(−∫
√2𝑚∗(𝑉(𝑥) − 𝐸)
ℏ
𝑋0
0
𝑑𝑥) 
(6.2) 
According to Max Born’s postulate [10], the probability density of complex wave 
function can be written as |Ψ(𝑥)|2 = Ψ(𝑥)Ψ∗(𝑥), where Ψ∗(𝑥) is the complex conjugate 
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wave function. Using the modification of Wentzel-Kramers-Brillouin (WKB) approximation 
[151]-[153] for tunneling screening length, the tunneling probability for the BTBT process can  
𝑇𝐵𝑇𝐵𝑇 =
Ψ(𝑥)
Ψ(0)
×
Ψ∗(𝑥)
Ψ∗(0)
= 𝑒𝑥𝑝(−2∫
√2𝑚∗(𝑉(𝑥) − 𝐸)
ℏ
𝑥0
0
𝑑𝑥)
= 𝑒𝑥𝑝 (−
4𝐿√2𝑚∗
3ℏ𝑞𝑉𝑔
𝐸𝑔
3
2⁄ ) = 𝑒𝑥𝑝 (−
4√2𝑚∗
3ℏ𝑞𝜉
𝐸𝑔
3
2⁄ ) 
(6.3) 
be approximated as(6.3), where 𝑚∗ is the effective mass (
1
𝑚∗
=
1
𝑚𝑒
∗ +
1
𝑚ℎ
∗), 𝑞 is the electronic 
charge,  𝜉 is the resultant electric field (𝜉 = √𝜉𝑥2 + 𝜉𝑦2) due to the effect of channel length and 
MoS2 body thickness along the directions of 𝑥 − and 𝑦 − axis respectively. 
In [129], it is shown that the absence of short channel effect for 50 nm channel length 
and the characteristic tunneling screening length (𝜆) can be assumed to be one third of the 
channel length. In literature, the tunneling screening length can be defined as (6.4), where  
 
𝜆 = √
𝜀𝑀𝑜𝑆2
𝜀𝑜𝑥
𝑡𝑜𝑥𝑡𝑀𝑜𝑆2 
(6.4) 
𝜀𝑀𝑜𝑆2 is the in-plane dielectric constant of MoS2 and 𝑡𝑀𝑜𝑆2 is MoS2 channel thickness. The 
experimental result [129] as well as theoretical results [131] reveal that 6-layer MoS2 flakes 
have in-plane dielectric constant of 6.4~6.5, which is a critical parameter in determining the 
scalability of any channel material. If we compute the 𝜆 for few layers of MoS2 (~ 4nm thick) 
by considering 2 nm thick HfO2 (𝜀𝑜𝑥~25𝜀0) as a gate dielectric, it gives only 1.41nm whereas 
5nm thick ultrathin-body Si or InAs provides a 𝜆 of 2.35 or 2.48nm. Thus, multilayer MoS2 
provides two times smaller value of 𝜆 than the conventional ultrathin materials. From (6.3), it 
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is also noticed that tunneling probability depends exponentially on the barrier height to the 
power of 3 2⁄ . In case of tunable bandgap material (e.g. multilayer MoS2), the bandgap is 
significantly low. Therefore, the product of 𝜆 × 𝐸𝑔
3
2⁄ is significantly improved the tunneling 
probability. In this way, the use of high-𝑘 oxide and few-layers MoS2 channel material is 
helped to improve the device performance significantly. 
Now, applying the electric field that controlled by a third terminal (gate) in TFET,  
𝑇𝐵𝑇𝐵𝑇 can be calculated instantly when other parameters of the material are enumerated. To 
understand the origin of ON-current of this proposed device, one needs to consider the 
following factors: i) tunneling screening length; ii) electron and hole effective masses; iii) 
bandgap; iv) MoS2  body thickness; v) oxide thickness; vi) source-to-channel potential 
difference; and vii) source and drain doping level. This factors are needed to consider in the 
analytic equation in order to improve the high ON-current of a TFET [154]. Therefore, under 
these circumstances, the BTBT tunneling current [155] can be written in the form of (6.5), 
 
𝐼𝑇𝑢𝑛𝑛𝑒𝑙𝑖𝑛𝑔 = 𝐴𝑎𝑟𝑒𝑎𝑞𝑉𝑅𝑁𝑐𝑇𝐵𝑇𝐵𝑇 = 𝐴𝑎𝑟𝑒𝑎𝑞𝑉𝑅𝑁𝑐𝑒𝑥𝑝 (−
4√2𝑚∗
3ℏ𝑞√𝜉𝑥2 + 𝜉𝑦2
𝐸𝑔
3
2⁄ ) 
(6.5) 
where 𝐴𝑎𝑟𝑒𝑎 is the area of p
++-i--n+ TFET region, 𝑉𝑅 is the Richardson’s velocity (√
𝑘𝑇
2𝜋𝑚∗
), 𝑁𝑐 
is the source-drain doping concentration, 𝜉𝑥 and 𝜉𝑦 are the electric field along the 𝑥- and 𝑦-
direction which can be defined as 𝑉𝑔 𝐿⁄  and 𝑉𝑔 𝑡𝑀𝑜𝑆2⁄ , respectively. 
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Analytical Model of Subthreshold Swing 
According to the definition, subthreshold swing equals the gate voltage swing needed 
to change the drain current by one decade [104]. For the MoS2 Tunnel FET, the tunneling 
current that is calculated from (6.5) can be represented as the simplified form of (6.6). Here, 
the coefficients of A and B are determined by the materials properties of the junction and the 
cross-sectional area of the device. More specifically, the coefficients of A and B are equal 
to 𝐴𝑎𝑟𝑒𝑎𝑞𝑉𝑅𝑁𝑐 and 
4√2𝑚∗
3ℏ𝑞
𝐸𝑔
3
2⁄ , respectively. The derivative of the logarithmic tunneling  
 
𝐼𝑇𝑢𝑛𝑛𝑒𝑙𝑖𝑛𝑔 = 𝐴𝑒𝑥𝑝 (−
𝐵
𝜉
) 
(6.6) 
current of (6.6) with respect to the gate-to-source voltage can be used to determine the 
subthreshold swing of tunnel FET. The definition of subthreshold swing is modified from (6.7) 
a logarithmic scale to a natural log scale by the factor of ln 10. After solving (6.7), the model 
of subthreshold swing can be achieved as (6.8). The details of subthreshold swing model is 
given in Appendix C. 
𝑆 = [
𝑑𝑙𝑜𝑔10𝐼𝑇𝑢𝑛𝑛𝑒𝑙𝑖𝑛𝑔
𝑑𝑉𝐺𝑆
]
−1
= 𝑙𝑛10 [
𝑑(𝑙𝑛𝐼𝑇𝑢𝑛𝑛𝑒𝑙𝑖𝑛𝑔)
𝑑𝑉𝐺𝑆
]
−1
 
(6.7) 
𝑆 =
{
 
 
 
 
 
 
 
 𝑙𝑛10 [
𝐵
𝜉2
𝑑𝜉
𝑑𝑉𝐺𝑆
]
−1
𝑙𝑛10 [
𝐵𝐿
𝑉𝐺𝑆
2 ]
−1
𝑙𝑛10 [
3𝐵
𝑉𝐺𝑆
2 √
𝜀𝑀𝑜𝑆2
𝜀𝑜𝑥
𝑡𝑜𝑥𝑡𝑀𝑜𝑆2]
−1
 
(6.8) 
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Characteristics of Proposed Tunnel Transistor 
All the results that shown in this section is based on the analytical model of tunneling 
current and subthreshold swing of the proposed device that is shown in Figure 21. The channel 
length is considered 50 nm. A doping level of 1e19 cm-3 is assumed in the source and drain 
region, which seems feasible by molecular doping of the source and drain contact regions 
[156]. 
 
Figure 23 Transfer characteristics (logarithmic scale at the left, linear scale at 
the right) of proposed multilayer MoS2 Tunnel FET 
I-V Characteristics of Proposed TFET Device 
By using the equation (6.5), and taking the resultant electric field (𝜉), the tunneling 
current (𝐼𝑇𝑢𝑛𝑛𝑒𝑙𝑖𝑛𝑔) at room temperature can be calculated as a function of gate voltage (𝑉𝑔). 
Figure 23 shows the transfer characteristics of multilayer MoS2 channel based n-type tunnel 
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FET. It is meaningful to notice that a lower OFF-current is achieved without losing too much 
ON-current in multilayer MoS2 TFET. This is because the slope of the 𝐼𝑑  vs 𝑉𝑔 curve is very 
steep below the subthreshold region. As a result, a much lower OFF-current can be obtained 
with a very small reduction of gate voltage (𝑉𝑔). In particular, an OFF-current of 0.5 ×
10−11 𝜇A 𝜇m⁄  can be obtained with OFF-current of 80 𝜇A 𝜇m⁄  at gate voltage of 1.5V. Since 
multilayer MoS2 (6 layers) has smaller band gap and high effective mass compare to silicon or 
semiconductor III-IV materials, its ON-current is significantly higher. An average 
subthreshold swing is less than 10 mV/dec (extracted from transfer characteristics curve in 
Figure 23 using the same method as in [104]), OFF-current is very low in the order of 0.5 ×
10−11 𝜇A 𝜇m⁄ , and ON-current is very high that  shows the enormous potential of multilayer 
MoS2 channel based TFET. Therefore, it can be said that multilayer MoS2 based TFET is 
suitable candidate for high performance and ultra-low-power logic devices applications. 
Process and Parameter Variation on Proposed TFET Device  
Process and parameter variation significantly impacts on performance in nanoscale 
integrated circuit. Since process induced variations in device dimension, oxide thickness, 
doping profiles, and threshold voltages lead to variations in leakage levels, it will be very hard 
to control process and parametric variations, which are present within die as well as die-to-die 
at nanoscale range. Variable device parameters – mainly the drive current and subthreshold 
leakage currents – are the major outcomes of random and systemic process variations. 
Therefore, in this subsection, we will discuss the variations of oxide thickness, gate voltage, 
doping profile to meet the transistor performance goal. 
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Effect on tunneling ON-current. The characteristic of direct BTBT current per 
micron width as a function of √𝜉𝑥2 + 𝜉𝑦2 for 6-layer MoS2 sheet is shown in Figure 24 (a). From 
Figure 24 (a), it is seen that the output characteristics of this tunnel FET is very similar to the 
output characteristics of the MOSFET and the linear and saturation regions are evident. At 
relatively higher electric field, a comparatively lower 𝜀𝑀𝑜𝑆2 and 𝑡𝑀𝑜𝑆2 provides much lower 
tunneling screening length and consequently it delivers a better ON-current. The tunneling 
current characteristics in terms of tunneling screening length for different gate voltage is shown 
 
(a) 
 
(c) 
 
(b) 
 
(d) 
Figure 24. Characteristics of tunneling 𝑂𝑁-current in terms of (a) resultant electric field; 
(b) tunneling screening length; (c) doping density and (d) high-𝑘 oxide thickness 
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in Figure 24 (b). It is seen that tunneling ON-current is significantly improve at lower screening 
length, which is consistent with the result of [157]. Similarly, it is also seen from Figure 24 (c) 
that the tunneling ON-current significantly increases with increasing the doping density for 
specific gate voltage. On the other hand, the variation of tunneling current in terms of oxide 
thickness is shown in Figure 24 (d) for gate voltage of 0.5 V (top) and 1.0 V (bottom). It is 
noticed that tunneling current is inversely related with oxide thickness. Reducing the oxide 
thickness leads to increase the tunneling ON-current. Notice that despite the fact that a much 
tunneling ON-current is achieved when applying the higher gate voltage with same oxide 
thickness, which is also consistent with the result of [104] and [157]. 
Effect on subthreshold swing. Figure 25 shows the subthreshold swing characteristics 
in terms of different parameter variations. From Figure 25 (a), it is seen that the subthreshold 
swing is very close to 5.2 mV/decade at gate voltage of 0.5V when the channel length is 25 
nm. Figure 25 (b) shows how the tunneling screening length significantly impacts the 
subthreshold swing. It is depicted that the value of the subthreshold swing can be achieved 
approximately 4.9 mV/decade at gate voltage of 0.5V for 2 nm screening length. The 
characteristics of the subthreshold swing are also observed in terms of oxide thickness and 
MoS2 body thickness from Figure 25 (c) and Figure 25 (d) respectively. By applying gate 
voltage of 0.5V, we attain the value of a subthreshold swing of 5.1mV/decade for 2nm oxide 
thickness and 8nm MoS2 body thickness. 
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Figure 25. Impact of process and parametric variations on subthreshold swing of multilayer 
MoS2 tunnel transistor. Characteristics of subthreshold swing in terms of (a) gate voltage for 
various channel length (V), (b) tunneling screening length (nm), (c) Oxide thickness (nm), 
and (d) MoS2 body thickness (nm) for different gate voltage (V) scaling 
Optimization of Proposed TFET Device  
In this particular subsection, we have analyzed the impact of the doping density, gate 
voltage, oxide thickness, dielectric constant, and the length of the channel material to optimize 
the tunneling current in the ON state. 
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(a) 
 
(b) 
 
(c) 
Figure 26. Optimize the tunneling ON-current in terms of (a) gate voltage and channel 
length, (b) doping density and resultant electric field, and (c) high-k oxide thickness and 
gate voltage. 
 
Tunneling ON-current maximization. The tunneling current density as a function of 
channel length and gate voltage is revealed by Figure 26 (a). Analytical result shows that 50 
nm channel length with a gate voltage of 2V gives the maximum tunneling ON-current very 
close to 1100 𝜇A 𝜇m⁄ . Figure 26 (b) depicts the tunneling ON-current as a function of doping 
density and resultant electric field. It is seen that higher doping leads to improve the ON-
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current. As higher doping is required in source and drain region for tunneling, we have to keep 
the doping density as high as possible to spinning the Fermi level. Therefore, we can achieve 
the maximum ON-current of 1750 𝜇A 𝜇m⁄  with increasing resultant electric field of 6 MV/cm. 
In addition, we have shown the ON-current performance in Figure 26 (c) by considering the 
high-k oxide thickness and gate voltage. It appears that ON-current increases maximum up to 
2000 𝜇A 𝜇m⁄  for 2nm of high-k oxide and 2V gate voltage. 
While in comparison to the conventional Si TFET which shows only 0.4 𝜇A 𝜇m⁄  [8] 
and 0.15 𝜇A 𝜇m⁄  [158], multilayer MoS2 sheets provide much higher ON-currents. In case of 
Graphene nanoribbon (GNR), as investigated earlier by Q. Zhang et al. [91], it can be seen that 
the ON-current is 800 𝜇A 𝜇m⁄  for 5nm wide monolayer GNR (𝐸𝑔~0.25𝑒𝑉). However, owing 
to much higher band gap (𝐸𝑔~1.12𝑒𝑉) for 6-layers, MoS2-TFET offers negligible OFF-
current in comparison to Graphene. 
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Figure 27 Optimization of subthreshold swing in terms of (a) gate voltage and channel length 
(b) MoS2 body thickness and oxide thickness, (c) high-k dielectric and gate voltage, and (d) 
Oxide thickness and gate voltage. 
Subthreshold swing minimization. Figure 27 shows the way to minimize the 
subthreshold swing by tuning the proposed device parameters dimensions with the effect of 
the applied gate voltage. Figure 27 (a) shows the result of S in terms of gate voltage and channel 
length. It is observed that the subthreshold swing can be achieved 8.126 mV/decade at a gate 
voltage of 0.5V with 20 nm of channel length. Figure 27 (b) depicts how the MoS2 body and  
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Table 3. Theoretical Demonstration of Tunnel FET based on Si, semiconductor III-V, 
Graphene and MoS2 with subthreshold swing less than 60 mV/decade 
 
 
 
Ref. Analytical Model ON-
Current 
(𝛍𝐀 𝛍𝐦⁄ ) 
OFF-
Current 
(𝛍𝐀 𝛍𝐦⁄ ) 
Gain 
(
𝐈𝐎𝐍
𝐈𝐎𝐅𝐅
) 
S 
(mV/dec) 
[159] 
𝐼 ≈ 𝑊𝐿𝑇𝑒
𝐵𝑞√
2𝐸𝑔𝜖𝑠
𝑞𝑁𝑎
.
1
𝛾√𝑉𝐺𝑆−𝑉𝑜𝑛𝑠𝑒𝑡
√𝑉𝐺𝑆 − 𝑉𝑜𝑛𝑠𝑒𝑡 
𝑇 = 𝑞
𝐴
𝐵𝑞3/2
.
𝑞𝑁𝑎
2𝜖𝑠
√
1
𝐸𝑔𝛾
𝑒−𝐵𝑞𝐸𝑔√2𝜖𝑠 𝑞
2𝑁𝑎⁄  
10−1 10−6 105 ~ 
[160] 𝐼𝑑𝑠 = 2𝐵𝐸𝑔
3/2
𝑇𝑚𝑎𝑥𝑊𝑔𝑡𝑐ℎ𝑓𝑓𝑒𝑟𝑚𝑖 
𝑇𝑚𝑎𝑥 = 𝐴𝐸𝑔
3/2 1
𝑊𝑚𝑖𝑛
2 𝑒𝑥𝑝 [−
𝑞𝑊𝑚𝑖𝑛
𝐵𝐸𝑔
1/2 ] 
 
80 0.1 800 ~ 
[120] 
𝐼𝐵𝑇𝐵𝑇 =
𝑔𝑠𝑔𝑣𝑞
ℎ
∫ 𝑇𝐵𝑇𝐵𝑇{𝑓𝑖(𝐸) − 𝑓𝑓(𝐸)}𝑑𝐸
∆𝜙
0
 
𝑇𝐵𝑇𝐵𝑇 = 𝑒𝑥𝑝{−
2
𝑞𝜉
∫ 𝑘(𝐸)𝑑𝐸
𝐸𝑔
0
} 
150 0.5 300 4 
[104] 𝐼𝑑𝑠
=
2𝑞
ℎ
𝑇(∆𝐸)𝑘𝑇𝑙𝑛(
1 + 𝑒𝑥𝑝[(𝐸𝑓𝑠 − 𝐸𝑣𝑠 + ∆𝐸)/𝑘𝑇]
1 + 𝑒𝑥𝑝[(𝐸𝑓𝑠 − 𝐸𝑣𝑠)/𝑘𝑇]
) 
𝑇(∆𝐸) ≈ 𝑒𝑥𝑝 (−
𝜋√2𝑚𝑇𝐸𝑔
3/2
4𝑞ℏ𝜉
) 
𝑆 =
2√2ln (10)ℏ
−𝑞𝜋√𝑚𝑇𝐸𝑔
𝑑𝑊𝑇
𝑑∆𝐸
 
1000 10−8 1011 50 
This 
work 
𝐼𝑇𝑢𝑛𝑛𝑒𝑙𝑖𝑛𝑔 = 𝐴𝑎𝑟𝑒𝑎𝑞√
𝑘𝑇
2𝜋𝑚∗
𝑁𝑐𝑇𝑊𝐾𝐵 
𝑇𝑊𝐾𝐵 = 𝑒𝑥𝑝(−
4√2𝑚∗
3ℏ𝑞√𝜉𝑥2 + 𝜉𝑦2
𝐸𝑔
3
2⁄ ) 
𝑆 =
{
 
 
 
 
 
 
 
 𝑙𝑛10 [
𝐵
𝜉2
𝑑𝜉
𝑑𝑉𝐺𝑆
]
−1
𝑙𝑛10 [
𝐵𝐿
𝑉𝐺𝑆
2 ]
−1
𝑙𝑛10 [
3𝐵
𝑉𝐺𝑆
2 √
𝜀𝑀𝑜𝑆2
𝜀𝑜𝑥
𝑡𝑜𝑥𝑡𝑀𝑜𝑆2]
−1
 
 
80 10−11 8
× 1012 
10 
 
 
 
oxide thickness effect the subthreshold swing. We can achieve a minimum 33.17 mV/decade 
for 8 nm MoS2 body thickness and 2 nm hafnium oxide (HfO2) thickness respectively at gate 
voltage of 0.5V. In addition, Figure 27 (c) shows how high-k material reduce the subthreshold 
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swing. The dielectric constant of hafnium oxide approximately 25, shows significant 
improvement of a subthreshold swing (23.53mV/decade) at a gate voltage of 0.5V. Similar 
results can also be achieved from Figure 27 (d).  
Table 3 gives a few materials (Si, InAs, monolayer MoS2, GNR) options for the tunnel 
FET that have exhibited reasonable ON-current, OFF-current and sub-60mV/decade with 
high-k gate stack technology and compare with our proposed work. It is seen that our model 
significantly improves the subthreshold swing, reasonable ON-current, extremely low OFF-
current, very high transistor gain compared to previous research work. 
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CHAPTER 7 
CONCLUSION 
Summary 
In this research at the interconnect level, we developed an analytical delay model for 
complex and real poles based on a second order approximation that considers the effect of 
inductance. The impact of mutual driver/source resistance and output load capacitance has 
been taken into account. The proposed delay model for the 𝑅𝐿𝐶 distributed interconnect 
analyzed up to three-line, for example, interconnects. For a wide range of driver, load, and 
interconnect line constraints, we calculated the delay of the circuit model of Figure 8 and 
compared it with a SPICE simulation. It is seen that the error rate is within a 10%-15% range 
of our developed model (both real and complex pole models) with SPICE simulation. The 
simulation result shows that SPICE delay increases significantly with an increase in the effect 
of inductance. Our developed model also shows that the propagation delay increases due to an 
increase in the effect of inductance. In our research, we have found that the real pole based 
delay model is much faster in comparison to the complex pole based delay model. The driver 
resistance has a significant contribution in making a transition from the real pole model to the 
complex pole model and vice versa. It is also found that the output response of the real pole 
model based transfer function shows better accuracy than the complex pole model based 
transfer function. Although, this model is considered only two poles, it is believed that the 
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resulting delay is a good estimation for an early stage in modern iterative IC layout synthesis 
methodologies. 
In the second part of this research at device level, the essential physics of a tunneling 
current and subthreshold swing of a multilayer MoS2 based tunnel transistor is studied from 
the perspectives of device operations and tunneling probability variations. We have developed 
a closed form analytical model of the tunneling current and subthreshold swing of the proposed 
Tunnel FET. The novelty of this work can be attributed to greatly improved insights gained 
from the tunneling current and subthreshold swing characteristics of multilayer MoS2 TFET. 
The analysis of the tunneling current and subthreshold swing of the proposed TFET reveals 
that by optimizing the device process and parameters (the doping level, gate voltage, oxide 
thickness, MoS2 body thickness, and tunneling screening length), it is possible to obtain 
reasonable high ON-current and a very steep and low value of a subthreshold swing. Overall 
multilayer MoS2 based TFET shows a strong potential to significantly lower the subthreshold 
swing leading to an ultra-low-power operation and better performance. The key technical 
challenges would be to develop advanced processes for nanoscale transistors using group III-
V materials. Gate alignment, low-interface-trap-density gate stacks, accurate and abrupt tunnel 
junctions, and low resistance contacts are some critical needs for this device to become useful. 
Considering the intense interest in two dimensional (2D) planner materials like MoS2 based 
devices for the next generation nanoelectronics, we anticipate that many of these challenges 
and issues of processing and fabrication will be resolved soon. 
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Future Research Directions 
This doctoral research (Part I) is showing that real pole based delay model much faster 
than the complex pole model. By controlling the driver resistance and parasitics values of 
interconnect, we can achieve the real pole scenarios in the IC. Interconnect limits potentially 
threaten to decelerate or halt the historical progression of the semiconductor industry because 
the miniaturization of interconnects. Scaling interconnects into the nanometer regime is 
plagued with many challenges, such as resistivity degradation, material integration issues, 
high-aspect ratio via and wire coverage, planarity control, and reliability problems due to 
electrical, thermal, and mechanical stresses in a multilevel wire stack [69], and once these 
challenges are overcome, minimum interconnect scaling will still degrade interconnect delay. 
Radio frequency or wireless interconnect technologies have been considered as viable 
candidates for either on-chip or, more likely, for off-chip interconnects replacing 
metal/dielectric global wires. This new approach has become possible because of the 
confluence of wireless technologies for communications applications with high-frequency 
silicon technologies. RF interconnect was proposed as a high aggregate bandwidth, low latency 
alternative to a traditional interconnect. Its concept and benefits of enhancing it with FDMA 
and CDMA were also demonstrated, mainly for off-chip on-board applications. However, a 
wireless multiple input-multiple output (MIMO) system significantly enhances system 
performance compared to conventional systems like TDMA, FDMA or CDMA. Broadly 
speaking, all these MIMO techniques are based on proper handling of signals transmitted and 
received by an array of antennas. There is a need for thorough literature review and original 
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innovations in this area, which could be an exciting research topic for future RF interconnect 
in the VLSI field. 
Besides, the second part (at device level) of this doctoral research has shown that MoS2 
based Tunnel FET could be one of the potential candidate for ultra-low-power and logic 
applications. However, one of the key bottlenecks is the realization of Ohmic contacts to 
improve FET device’s on-state performance. A very good Ohmic contact with low contact 
resistance is essential for better device performance. However, it is difficult to find metals with 
desired work function for good Ohmic contact. Tunneling contacts using Schottky junctions, 
which is a more practical way to realize Ohmic contacts, may suffer from Fermi-level pinning 
due to defects and interface states, resulting in a significant tunneling barrier, hence an 
increased contact resistance [155]. Therefore, to achieve higher performance from MoS2 based 
transistor several other issues need to be investigated: (i) the resistivity of the metal-
semiconductor junction; (ii) interference between MoS2 and the insulating materials; (iii) 
material doping to improve certain parameters; (iv) power management and performance at 
radio frequency range; (v) how to deposit a high quality dielectric on 2D crystal. 
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APPENDIX A 
 
DERIVATION OF TIME DELAY MODEL 
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The denominator of an approximate transfer function for the two poles model that is 
shown in equation (3.4) can be rearranged in the form of a quadratic equation and can be shown 
as (A.1). 
(1) Complex Poles’ Model: The denominator of (A.1) is a quadratic part. Therefore, 
we get the complex roots by solving the quadratic equation from (A.2). Thus, we can write the 
output response in the Laplace domain as (A.3).  
𝐻𝑇𝑎𝑝𝑝𝑟𝑜𝑥𝑖𝑚𝑎𝑡𝑒(𝑠) =
𝑀
𝐶2𝑠2 + 𝐶1𝑠 + 1
 
(A.1) 
𝐶2𝑠
2 + 𝐶1𝑠 + 1 = 0  
𝑜𝑟,  𝑠1, 𝑠2 =
−𝐶1 ±√𝐶1
2 − 4𝐶2
2𝐶2
= −
𝐶1
2𝐶2
±
√𝐶1
2 − 4𝐶2
2𝐶2
= 𝛼 ± 𝑗𝛽
= 𝛼 + 𝑗𝛽, 𝛼 − 𝑗𝛽 = 𝑝1, 𝑝2 
(A.2) 
𝑉𝑜𝑢𝑡(𝑠) = 𝑉𝑖𝑛(𝑠)𝐻𝑇𝑎𝑝𝑝𝑟𝑜𝑥𝑖𝑚𝑎𝑡𝑒(𝑠) = 𝑀𝑉𝑑𝑑 (
1
𝑠(𝑠 − 𝑝1)(𝑠 − 𝑝2)
)
= 𝑀𝑉𝑑𝑑 (
𝐴
𝑠
+
𝐵
𝑠 − 𝑝1
+
𝐶
𝑠 − 𝑝2
) 
(A.3) 
Now, we solve (A.3) using the partial fraction method and equating the coefficient of 𝑠, 𝑠2and 
the constant coefficient from (A.4) and yields (A.5), (A.6) and (A.7). 
1
𝑠(𝑠 − 𝑝1)(𝑠 − 𝑝2)
=
𝐴
𝑠
+
𝐵
𝑠 − 𝑝1
+
𝐶
𝑠 − 𝑝2
    
𝑜𝑟, 1 = 𝐴(𝑠2 − 𝑝2𝑠 − 𝑝1𝑠 + 𝑝1𝑝2) + 𝐵(𝑠
2 − 𝑝2𝑠) + 𝐶(𝑠
2 − 𝑝1𝑠)  
𝑜𝑟, 1 = (𝐴 + 𝐵 + 𝐶)𝑠2 − (𝐵𝑝2 + 𝐴𝑝2 + 𝐴𝑝1 + 𝐶𝑝1)𝑠 + 𝐴𝑝1𝑝2  
(A.4) 
𝐴𝑝1𝑝2 = 1 (A.5) 
𝐵𝑝2 + 𝐴𝑝2 + 𝐴𝑝1 + 𝐶𝑝1 = 0 (A.6) 
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𝐴 + 𝐵 + 𝐶 = 0 (A.7) 
From (A.5), we get 𝐴 = 1/𝑝1𝑝2 and put 𝐴 = 1/𝑝1𝑝2 in (A.6) and (A.7), which gives (A.8) 
and (A.9). Firstly, multiply (A.8) by −𝑝2 and add with (A.9) to get the constant coefficient 
value of 𝐶. Secondly, multiply (A.8) by −𝑝1 and add with (A.9) to get the another constant 
coefficient value of 𝐵. 
𝐵 + 𝐶 = −
1
𝑝1𝑝2
 
(A.8) 
𝐵𝑝2 + 𝐶𝑝1 = −
1
𝑝1
−
1
𝑝2
 
(A.9) 
After solving (A.8) and (A.9), we get the value of 𝐵 =
1
𝑝1(𝑝1−𝑝2)
 and 𝐶 =
1
𝑝2(𝑝2−𝑝1)
, 
respectively. Therefore, the output voltage response in the Laplace domain can be written from 
(A.3) and by taking the inverse Laplace transform from (A.10) or (A.11), which gives (A.12). 
𝑉𝑜𝑢𝑡(𝑠) = 𝑀𝑉𝑑𝑑 (
1
𝑝1𝑝2
𝑠
−
1
𝑝1(𝑝2 − 𝑝1)
𝑠 − 𝑝1
+
1
𝑝2(𝑝2 − 𝑝1)
𝑠 − 𝑝2
) 
    =
𝑀𝑉𝑑𝑑
𝑝1𝑝2
(
1
𝑠
−
𝑝2
𝑝2 − 𝑝1
1
𝑠 − 𝑝1
+
𝑝1
𝑝2 − 𝑝1
1
𝑠 − 𝑝2
) 
(A.10) 
𝑉𝑜𝑢𝑡(𝑠) = 𝑀𝑉𝑑𝑑 (
1
𝑝1𝑝2
𝑠
−
1
𝑝1(𝑝2 − 𝑝1)
𝑠 − 𝑝1
+
1
𝑝2(𝑝2 − 𝑝1)
𝑠 − 𝑝2
) 
   =
𝑀𝑉𝑑𝑑
𝑝1𝑝2
(
1
𝑠
−
𝑝2
𝑝2 − 𝑝1
1
𝑠 − 𝑝1
+
𝑝1
𝑝2 − 𝑝1
1
𝑠 − 𝑝2
) 
(A.11) 
𝑉𝑜𝑢𝑡(𝑡) =
𝑀𝑉𝑑𝑑
𝑝1𝑝2
(1 −
𝑝2
𝑝2 − 𝑝1
𝑒𝑝1𝑡 +
𝑝1
𝑝2 − 𝑝1
𝑒𝑝2𝑡) 
(A.12) 
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Since 𝑝1𝑝2 = 𝛼
2 + 𝛽2, 
𝑝2
𝑝2−𝑝1
=
𝛼−𝑗𝛽
−2𝑗𝛽
, 
𝑝1
𝑝2−𝑝1
=
𝛼+𝑗𝛽
−2𝑗𝛽
, and 𝑉𝑟𝑎𝑡𝑖𝑜 =
𝑉𝑜𝑢𝑡
𝑉𝑑𝑑
 therefore, we modify 
(A.12) and end up with (A.13). 
𝛼2 + 𝛽2
𝑀
𝑉𝑟𝑎𝑡𝑖𝑜 = 1 +
𝛼 − 𝑗𝛽
2𝑗𝛽
𝑒(𝛼+𝑗𝛽)𝑡 −
𝛼 + 𝑗𝛽
2𝑗𝛽
𝑒(𝛼−𝑗𝛽)𝑡 
𝑜𝑟,
𝛼 + 𝑗𝛽
2𝑗𝛽
𝑒(𝛼−𝑗𝛽)𝑡 −
𝛼 − 𝑗𝛽
2𝑗𝛽
𝑒(𝛼+𝑗𝛽)𝑡 = 1 −
𝛼2 + 𝛽2
𝑀
𝑉𝑟𝑎𝑡𝑖𝑜 
𝑜𝑟,
𝑒𝛼𝑡
2𝑗𝛽
[𝛼(𝑒−𝑗𝛽𝑡 − 𝑒𝑗𝛽𝑡) + 𝑗𝛽(𝑒−𝑗𝛽𝑡 + 𝑒𝑗𝛽𝑡)] = 1 −
𝛼2 + 𝛽2
𝑀
𝑉𝑟𝑎𝑡𝑖𝑜 
𝑜𝑟,
𝑒𝛼𝑡
𝛽
(𝛽 𝑐𝑜𝑠𝛽𝑡 − 𝛼 𝑠𝑖𝑛𝛽𝑡) = 1 −
𝛼2 + 𝛽2
𝑀
𝑉𝑟𝑎𝑡𝑖𝑜 
𝑜𝑟,
𝑒𝛼𝑡
𝛽
𝑠𝑖𝑛(𝛽𝑡 + 𝜃) = 1 −
𝛼2 + 𝛽2
𝑀
𝑉𝑟𝑎𝑡𝑖𝑜 
(A.13) 
From (A.13), we can derive the time delay model for complex poles in the distributed 𝑅𝐿𝐶 
interconnect structure that was given in section of Complex Pole Model. 
(2) Real Poles’ Model: The derivation method of the real pole model is almost the same 
as the complex pole model. For the case of real pole, p1, p2 = −
C1
2C2
±
√C1
2−4C2
2C2
 are real values 
and time domain response of output voltage is written as (A.14). 
𝑉𝑜𝑢𝑡(𝑡) =
𝑀𝑉𝑑𝑑
𝑝1𝑝2
(1 −
𝑝2
𝑝2 − 𝑝1
𝑒𝑝1𝑡 +
𝑝1
𝑝2 − 𝑝1
𝑒𝑝2𝑡)     
(A.14) 
Since 𝑝2 − 𝑝1 = −
√𝐶1
2−4𝐶2
𝐶2
 is negative for the real poles’ cases, the value of  
𝑝2
𝑝2−𝑝1
 and 
𝑝1
𝑝2−𝑝1
 
are positive. Subsequently, the magnitude |𝑝2| is higher compared to |𝑝1|, the  term of 
𝑝1
𝑝2−𝑝1
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reduces more quickly than the term of 
𝑝2
𝑝2−𝑝1
. Therefore, the output voltage response for inferior 
constrained in the time domain can be approximated by (A.15). 
𝑉𝑜𝑢𝑡(𝑡) ≈
𝑀𝑉𝑑𝑑
𝑝1𝑝2
(1 −
𝑝2
𝑝2 − 𝑝1
𝑒𝑝1𝑡) 
(A.15) 
Now, once we rearrange (A.15), we will end up with a time delay model for the real pole that 
is shown in section of Real Pole Model. 
(3) Double Poles’ Model: If we solve (A.1) for the case of double pole, we will get two roots 
exactly the same like as (A.16). 
𝐶2𝑠
2 + 𝐶1𝑠 + 1 = 0  
𝑜𝑟,  𝑠1, 𝑠2 =
−𝐶1 ±√𝐶1
2 − 4𝐶2
2𝐶2
= −
𝐶1
2𝐶2
, −
𝐶1
2𝐶2
= 𝑝1, 𝑝2 
(A.16) 
Therefore, we can write the output response for the real poles model in the Laplace domain 
as (A.17)  
𝑉𝑜𝑢𝑡(𝑠) = 𝑉𝑖𝑛(𝑠)𝐻𝑇𝑎𝑝𝑝𝑟𝑜𝑥𝑖𝑚𝑎𝑡𝑒(𝑠) = 𝑀𝑉𝑑𝑑 (
1
𝑠(𝑠 − 𝑝1)2
)
= 𝑀𝑉𝑑𝑑 (
𝐷
𝑠
+
𝐸
𝑠 − 𝑝1
+
𝐹
(𝑠 − 𝑝1)2
) 
(A.17) 
Again, solving (A.17) using the partial fraction method and equating the coefficient of 
𝑠, 𝑠2and the constant coefficient from (A.18) yields (A.19), (A.20) and (A.21). 
1
𝑠(𝑠 − 𝑝1)2
=
𝐷
𝑠
+
𝐸
𝑠 − 𝑝1
+
𝐹
(𝑠 − 𝑝1)2
  
𝑜𝑟, 1 = 𝐷(𝑠 − 𝑝1)
2 + 𝐸𝑠(𝑠 − 𝑝1) + 𝐹𝑠  
𝑜𝑟, 1 = 𝐷(𝑠2 − 2𝑝1𝑠 + 𝑝1
2) + 𝐸(𝑠2 − 𝑝1𝑠) + 𝐹𝑠 
𝑜𝑟, 1 = (𝐷 + 𝐸)𝑠2 − (2𝐷𝑝1 + 𝐸𝑝1 − 𝐹)𝑠 + 𝐷𝑝1
2 
(A.18) 
𝐷𝑝1
2 = 1 (A.19) 
2𝐷𝑝1 + 𝐸𝑝1 − 𝐹 = 0 (A.20) 
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𝐷 + 𝐸 = 0 (A.21) 
From (A.19), the constant coefficient value of 𝐷 is 
1
𝑝1
2 and by substituting the value of 𝐷 in 
(A.21), we get the coefficient value of 𝐸, which is −
1
𝑝1
2. Now, by putting the value of 𝐷 and 
𝐸 in (A.20), it yields (A.22 to get the coefficient value of 𝐹. 
𝐹 = 2𝐷𝑝1 + 𝐸𝑝1 = 2 ×
1
𝑝1
2 × 𝑝1 −
1
𝑝1
2 × 𝑝1 =
1
𝑝1
 
(A.22) 
Therefore, the output voltage response in the Laplace domain can be written from (A.17) 
which gives us (A.23). 
𝑉𝑜𝑢𝑡(𝑠) = 𝑀𝑉𝑑𝑑 [
1
𝑝1
2𝑠
−
1
𝑝1
2(𝑠 − 𝑝1)
+
1
𝑝1(𝑠 − 𝑝1)2
]
=
𝑀𝑉𝑑𝑑
𝑝1
2 (
1
𝑠
−
1
𝑠 − 𝑝1
+
𝑝1
(𝑠 − 𝑝1)2
)     
(A.23) 
To get the time domain response, we need to take the inverse Laplace transform again of 
equation (A.23) and modify (A.24) to get the desired time delay model for the double pole that 
is shown in section of Double Pole Model. 
𝑉𝑜𝑢𝑡(𝑡) =
𝑀𝑉𝑑𝑑
𝑝1
2
(1 − 𝑒𝑝1𝑡 + 𝑝1𝑡𝑒
𝑝1𝑡) 
𝑜𝑟,
𝑝1
2
𝑀
𝑉𝑟𝑎𝑡𝑖𝑜 = 1 − 𝑒
𝑝1𝑡 + 𝑝1𝑡𝑒
𝑝1𝑡 
𝑜𝑟, 𝑒𝑝1𝑡 − 𝑝1𝑡𝑒
𝑝1𝑡 = 1 −
𝑝1
2
𝑀
𝑉𝑟𝑎𝑡𝑖𝑜 
(A.24) 
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To derive the tunnel current, we start from the time independent Schrodinger equation 
which is shown in (B.1), where the reduced Plank’s constant ℏ =
ℎ
2𝜋
, Ψ(𝑥) is a wave function, 
𝑉(𝑥) is the potential energy and 𝐸 is the energy for majority carrier. The Schrodinger equation 
in (B.1) can be rewritten as (B.2). 
−
ℏ2
2𝑚∗
𝑑2Ψ(𝑥)
𝑑𝑥2
+ 𝑉(𝑥)Ψ(𝑥) = 𝐸Ψ(𝑥) 
(B.1) 
𝑑2Ψ(𝑥)
𝑑𝑥2
=
2𝑚∗(𝑉(𝑥) − 𝐸)
ℏ2
 Ψ(𝑥) 
(B.2) 
Assuming that 𝑉(𝑥) − 𝐸 is independent of position in a section between 𝑥 and 𝑥 + 𝑑𝑥. 
Therefore, the solution of (B.2) can be as Ψ(𝑥 + 𝑑𝑥) = Ψ(𝑥) exp(−𝑘𝑑𝑥) with 𝑘 =
√2𝑚∗[𝑉(𝑥)−𝐸]
ℏ
.The minus sign is chosen since we assume that the particle moves from left to 
right. For a slowly varying potential the amplitude of the wave function at 𝑥 = 𝑋0 can be 
related to the wave function at 𝑥 = 0 by (B.3). Equation (B.3) is referred to as the WKB 
approximation. The value of 𝑋0 and the potential 𝑉(𝑋0) can be obtained from the well-known 
triangular tunnel barrier diagram of Figure 28. From the geometric information of the 
triangular barrier in Figure 28, we can get (B.4). By simplifying (B.4) we obtain two different 
equations. One is the variable length, 𝑋0 = 𝐿 (1 −
𝐸
𝑞𝑉0
) and the other is the potential as a 
function of 𝑥0, 𝑉(𝑋0) = 𝑞𝑉0 (1 −
𝑋0
𝐿
), where V0 is considered as a gate voltage (𝑉𝐺). 
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Figure 28. Energy band diagram and triangular barrier of proposed NTFET 
Ψ(𝑋0) =Ψ(0)𝑒𝑥𝑝(− ∫
√2𝑚∗[𝑉(𝑥) − 𝐸]
ℏ
𝑥=𝑋0
𝑥=0
𝑑𝑥) 
(B.3) 
𝑋0
𝑞𝑉0 − 𝐸
=
𝐿
𝑞𝑉0
 
(B.4) 
Now, the wave function |Ψ(𝑥)|2𝑑𝑥 is the probability of finding the particle between 𝑥 
and 𝑥 + 𝑑𝑥 or that |Ψ(𝑥)|2 is probability density function, which can be written as |Ψ(𝑥)|2 =
Ψ(𝑥)Ψ∗(𝑥) where Ψ∗(𝑥) is a complex conjugate function. Therefore, the tunneling probability 
can be expressed as (B.5). Substitute 𝑉(𝑥) = 𝑞𝑉𝐺 (1 −
𝑥
𝐿
) in (B.5) and end up with (B.6). 
𝑇 =
Ψ(𝑋0)Ψ
∗(𝑋0)
Ψ(0)Ψ∗(0)
= 𝑒𝑥𝑝(−2 ∫
√2𝑚∗[𝑉(𝑥) − 𝐸]
ℏ
𝑥=𝑋0
𝑥=0
𝑑𝑥) 
(B.5) 
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𝑇 = 𝑒𝑥𝑝
(
 −2 ∫
√2𝑚∗ [{𝑞𝑉𝐺 (1 −
𝑥
𝐿)} − 𝐸]
ℏ
𝑥=𝑋0
𝑥=0
𝑑𝑥
)
 
= 𝑒𝑥𝑝
(
 −2 ∫
√2𝑚∗ [𝑞𝑉𝐺 −
𝑞𝑉𝐺𝑥
𝐿 − 𝐸]
ℏ
𝑥=𝑋0
𝑥=0
𝑑𝑥
)
  
(B.6) 
The calculation of integration part in (B.6) is shown below: 
Let consider 𝑞𝑉𝐺 −
𝑞𝑉𝐺𝑥
𝐿
− 𝐸 = 𝑧, Therefore, −
𝑞𝑉𝐺
𝐿
𝑑𝑥 = 𝑑𝑧. 
When 𝑥 = 0, then 𝑧 = 𝑞𝑉𝐺 − 𝐸.  
When 𝑥 = 𝑋0, then 𝑧 = 𝑞𝑉𝐺 −
𝑞𝑉𝐺𝑋0
𝐿
− 𝐸 = 𝑞𝑉𝐺 −
𝑞𝑉𝐺
𝐿
× 𝐿 (1 −
𝐸
𝑞𝑉𝐺
) − 𝐸 = 0 
Therefore 
∫
√2𝑚∗ [𝑞𝑉𝐺 −
𝑞𝑉𝐺𝑥
𝐿 − 𝐸]
ℏ
𝑥=𝑋0
𝑥=0
𝑑𝑥 = −
𝐿√2𝑚∗
𝑞ℏ𝑉𝐺
∫ √𝑧
0
𝑧=𝑞𝑉𝐺−𝐸
𝑑𝑧 =
2𝐿√2𝑚∗
3𝑞ℏ𝑉𝐺
(𝑧3/2)|
𝑧=0
𝑞𝑉𝐺−𝐸
=
2𝐿√2𝑚∗
3𝑞ℏ𝑉𝐺
(𝑞𝑉𝐺 − 𝐸)
3/2 
From the energy band diagram in Figure 28, it can be noticed that the maximum 
tunneling probability occurs at 𝑞𝑉𝐺 − 𝐸 = 𝐸𝐺 . After solving this above integration, the 
tunneling probability can be expressed as (B.7). 
𝑇 = 𝑒𝑥𝑝 (−
4𝐿√2𝑚∗
3𝑞ℏ𝑉𝐺
𝐸𝐺
3/2) 
(B.7) 
Therefore, the tunneling current can be obtained from the product of the carrier charge, 
velocity and density of electron. The velocity is equal to the Richardson velocity, the velocity 
with which on average the carrier approaches the barrier while the carrier density is equal to 
the density of available electrons multiplied with the tunneling probability. From this 
89 
 
information, we can write the tunneling current as in (B.8) where the Richardson velocity, 
𝑉𝑅 = √
𝑘𝑇
2𝜋𝑚
. 
𝐼𝑇𝑢𝑛𝑛𝑒𝑙𝑖𝑛𝑔 = 𝐴𝑎𝑟𝑒𝑎𝑞𝑉𝑅𝑁𝑐𝑒𝑥𝑝 (−
4𝐿√2𝑚∗
3𝑞ℏ𝑉𝐺
𝐸𝐺
3/2) 
(B.8) 
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APPENDIX C 
DERIVATION OF SUBTHRESHOLD SWING MODEL 
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From Appendix B, the drain to source through the channel tunneling current can be 
obtained as (C.1). According to the definition, subthreshold swing equals the gate voltage 
swing needed to change the drain current by one decade. Mathematically, subthreshold swing 
can be defined as 𝑆 = [
𝑑𝑙𝑜𝑔10(𝐼𝑇𝑢𝑛𝑛𝑒𝑙𝑖𝑛𝑔)
𝑑𝑉𝐺𝑆
]
−1
. For the proposed tunnel FET, the tunneling current 
that is modeled in (C.1) can be represented as the simplified form of (C.2) where the 
coefficients of A and B are 𝐴𝑎𝑟𝑒𝑎𝑞𝑁𝑐𝑉𝑅 and 
4√2𝑚∗
3ℏ𝑞
𝐸𝐺
3/2
, respectively which are determined by 
the materials properties of the junction and the cross-sectional area of the device. 
𝐼𝑇𝑢𝑛𝑛𝑒𝑙𝑖𝑛𝑔 = 𝐴𝑎𝑟𝑒𝑎𝑞𝑁𝑐𝑉𝑅𝑒𝑥𝑝 (−
4√2𝑚∗
3ℏ𝑞𝜉
𝐸𝐺
3/2
) 
(C.1) 
𝐼𝑇𝑢𝑛𝑛𝑒𝑙𝑖𝑛𝑔 = 𝐴𝑒𝑥𝑝 (−
𝐵
𝜉
) 
(C.2) 
The derivative of the logarithmic tunneling current of (C.2) with respect to the gate-to-
source voltage can be used to determine an expression of subthreshold swing of tunnel FET. 
Some steps are shown below: 
𝑆 = [
𝑑𝑙𝑜𝑔10(𝐼𝑇𝑢𝑛𝑛𝑒𝑙𝑖𝑛𝑔)
𝑑𝑉𝐺𝑆
]
−1
= ln (10) [
𝑑(𝑙𝑛𝐼𝑇𝑢𝑛𝑛𝑒𝑙𝑖𝑛𝑔)
𝑑𝑉𝐺𝑆
]
−1
 
(C.3) 
Now, if we take the natural log on both sides of (C.2) and differentiate with respect to VGS, 
we get (C.4) and (C.5), respectively. 
𝑙𝑛(𝐼𝑇𝑢𝑛𝑛𝑒𝑙𝑖𝑛𝑔) = 𝑙𝑛𝐴 −
𝐵
𝜉
 
(C.4) 
𝑑𝑙𝑛(𝐼𝑇𝑢𝑛𝑛𝑒𝑙𝑖𝑛𝑔)
𝑑𝑉𝐺𝑆
=
𝐵
𝑑𝜉
𝑑𝑉𝐺𝑆
𝜉2
 
(C.5) 
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S = ln(10) [
𝑑(𝑙𝑛𝐼𝑇𝑢𝑛𝑛𝑒𝑙𝑖𝑛𝑔)
𝑑𝑉𝐺𝑆
]
−1
= 𝑙𝑛 (10) [
𝐵
𝜉2
𝑑𝜉
𝑑𝑉𝐺𝑆
]
−1
 
(C.6) 
𝑆 =
{
 
 
 
 
 
 
 
 𝑙𝑛 (10) [
𝐵
𝜉2
𝑑𝜉
𝑑𝑉𝐺𝑆
]
−1
𝑙𝑛 (10) [
𝐵𝐿
𝑉𝐺𝑆
2]
−1
𝑙𝑛 (10) [
3𝐵
𝑉𝐺𝑆
2√
𝜀𝑀𝑜𝑆2
𝜀𝐻𝑓𝑂2
𝑡𝐻𝑓𝑂2𝑡𝑀𝑜𝑆2]
−1
 
(C.7) 
It is seen from (C.6) that the subthreshold swing will decrease if the term 
𝑑𝜉
𝑑𝑉𝐺𝑆
 is 
increased. This occurs when the gate is placed parallel to the channel length with the internal 
field of the tunnel junction. In this way, the gate field adds to the internal field to increase the 
tunneling probability, which leads to a higher tunneling current and a reduced subthreshold 
swing.  
In [129], it is shown that the absence of a short channel effect for 50 nm channel length, 
and the characteristics screening length can be assumed to be one third of the channel length 
for a 6-layer MoS2, Mathematically, it can be expressed as 𝜆 = √
𝜀𝑀𝑜𝑆2
𝜀𝐻𝑓𝑂2
𝑡𝐻𝑓𝑂2𝑡𝑀𝑜𝑆2. From [129], 
we can also estimate an upper limit of the in-plane dielectric constant that is a critical parameter 
in determining the scalability of any channel material. Experimental result reveals that the 
dielectric constant is 6.5 for 8nm MoS2 flakes and it is possible to get a significant amount of 
current by appropriate doping. In [131], theoretically it is shown that 6-layer MoS2 flake has a 
dielectric constant of 6.4. For bulk MoS2, the in-plane dielectric constant is 8.9, which cannot 
provide a current. This significant information (both theoretical work [131] and experimental 
work [129]) helps us model the subthreshold swing in terms of other critical parameters 
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(electric field, gate voltage, channel length, tunneling screening length, and oxide thickness), 
which is shown in (C.7). 
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